#### Frederiksen

[45] Nov. 17, 1981

[54]	HOME COMPUTER AND GAME	
	APPARATUS	

[75] Inventor: Jeffrey E. Frederiksen, Arlington

Heights, Ill.

[73] Assignee: Bally Manufacturing Corporation,

Chicago, Ill.

[21] Appl. No.: 910,964

[22] Filed: May 30, 1978

## Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 812,662, Jul. 5, 1977, which is a continuation of Ser. No. 635,406, Nov. 26, 1975, abandoned.

[51]	Int. Cl.3	 G06F 3/153
[52]	IIS CI	364/200

[58] Field of Search ... 364/200 MS File, 900 MS File, 364/410, 705; 273/85 R, 85 G, 101.1, 101.2, 102.2 R, DIG. 28; 340/720, 723, 724, 725; 358/900

### [56] References Cited

#### U.S. PATENT DOCUMENTS

2,847,661	8/1958	Althouse .
3,017,625	1/1962	Evans et al
3,046,676	7/1962	Hermann et al
3,122,607	2/1964	Balding .
3,135,815	6/1964	Spiegel .
3,345,458	10/1967	Cole et al
3,388,391	6/1968	Clark .
3,422,420	1/1969	Clark .
3,435,136	3/1969	Bachmann et al
3,462,639	8/1969	French .
3,497,760	2/1970	Kiesling .
3,577,130	5/1971	Rice et al 364/900
4,116,444	9/1978	Mayer et al 273/DIG. 28 X
4,142,180	2/1979	Burson 340/724 X
4,177,462	12/1979	Chufig 340/723 X

#### OTHER PUBLICATIONS

"II Cybernetic Frontiers" Brand, Random House, 1974, pp. 54-60.

"Space War", Kuhfeld, Analog Science Fiction/-Science Fact, pp. 67-79.

Gun Fight Computer Service Manual for the Midway 8080 Microprocessor Game Series, 1976.

Standardized Test Procedure for Midway's Processor Boards, Jul., 1976.

Marcus, A., "A Prototype Computerized Page-Design System", Visible Language, vol. 5, Summer, 1971.

Noll, A. M., "A Computer Technique for Displaying n-Dimensional Hyper-Objects", Comm. of the ACM, vol. 10, 8/67.

Kolb, E. R., "Computer Printing Forecast for the '70's", Datamation, 12/1/70.

Andersson, P. L., "Phototypesetting-A Quiet Revolution", Datamation, 12/1/70.

Bonsiepe, G., "A Method of Quantifying Order in Typographic Design", The Journ. of Typographic Research, 7/68.

Sutherland, I. E. et al., "A Characterization of Ten Hidden-Surface Algorithms", Computing Surveys, vol. 6, 3/74.

Bell Lab Record, vol. 47, 5 & 6/69.

Newell, M. E. et al., "A Solution to the Hidden Surface Problem", Proceedings of ACM Nat. Conf., 1972.

Gelernter, H. L. et al., "An Advanced Computer-Based Nuclear Physics Data Acquisition System", Nuclear Instruments and Methods, 9/67.

Knowlton, K. C., "A Comp. Technique for Providing Animated Movies", Proceedings AFIPS, 1964, SJCC, vol. 25.

Ophir, D. et al., "Brad: The Brookhaven Raster Display", Comm. of the ACM, vol. 11, 6/68.

Mermelstein, P., "Comp.-Generated Spectogram Displays for On-Line Speech Research", IEEE Transactions on Audio and Electroacoustics, 3/71.

Denes, P. B., "Computer Graphics in Color", Bell Lab. Record, vol. 52, 5/74.

Noll, A. M., "Scanned-Display Computer Graphics", Comm. of the ACM, vol. 14, 3/71.

Kajiya, J. T. et al., "A Random-Access Video Frame Buffer", Proc. of the Conf. on Comp. Graphics, Pattern Recognition, and Data Struc., 5/14-16/75.

Denes, P. B., "A Scan-Type Graphics System for Interactive Computing", Proc. of Conf. on Comp. Graphics, Pattern Recog., and Data Struc., 5/14-16/75.

Primary Examiner—Gareth D. Shaw Assistant Examiner—Thomas M. Heckler


Attorney, Agent, or Firm-Fitch, Even, Tabin, Flannery & Welsh


# [57]


#### **ABSTRACT**


A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the computer system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.


36 Claims, 167 Drawing Figures





















ROTATED


ORIGINAL




































Nov. 17, 1981























9ig. 13E.


















# 9jg. 13I.








# 9 ig. 13K.

























www.FreePatentsOnline.com















9jg.13W.
















3jd 13Z.































































































Эjg.41.



















Nov. 17, 1981























































































































Nov. 17, 1981





Nov. 17, 1981

























U.S. Patent Nov. 17, 1981 Sheet 78 of 84 4,301,503























## HOME COMPUTER AND GAME APPARATUS

This application is a continuation-in-part of co-pending application Ser. No. 812,662, filed July 5, 1977, 5 which is a streamline continuation of co-pending application Ser. No. 635,406 filed Nov. 26, 1975, abandoned.

The present invention relates to computers and more particularly to home computers and game apparatus adapted for use with cathode ray tube display appara- 10 tus, such as television receivers or monitors.

Video games typically employ a television receiver or monitor (hereinafter often referred to as merely "television") to display the game symbols and figures. Each player usually has a control which may be manipulated 15 tionship of FIGS. 13A-EE viewed as whole; to cause the game symbols on the screen to interact in accordance with the rules of the particular game being played, often under the direction of a small computer, or microcomputer. Similarly, the television may be used as a display for a computer used as a calculator.

Each frame of the picture displayed on the television screen is comprised of a plurality of picture elements (pixels) which are rapidly and sequentially displayed in a raster scan of the television screen. One type of video game employs a random-access-memory (RAM) to 25 address chip; store digital data representative of each picture element to be displayed on the screen. The digital data stored in the RAM is read synchronously with the raster scanning of the picture elements of the television screen. The digital data is converted to signals suitable for the 30 chip. television receiver or monitor and supplied to the television to define the particular pixels being displayed. A programmed microprocessor (a type of computer) may be used to update or modify the data stored in the RAM and hence modify the picture displayed on the televi- 35 sion screen in response to signals transmitted from the player controls, in accordance with the microprocessor program.

It is an object of the present invention to provide an and having the capability of performing various game functions as well as normal computer and calculating functions. It is a further object to provide such a computer that is economical to manufacture. It is a still further object to provide such a computer adapted for 45 use with interchangeable program storage devices.

These and other objects of the invention are more particularly set forth in the following detailed description and in the accompanying drawings of which:

FIG. 1 is a perspective view of a specific embodiment 50 of the present invention;

FIG. 2 is a block diagram of a computer system of the embodiment of FIG. 1;

FIGS. 3A and 3B are charts illustrating the memory address allocations for low and high resolution alterna- 55 tive modes of operation;

FIGS. 4A and 4B are diagrams illustrating the correspondence between the memory address locations in the display memory with the pixels of the display screen for the low and high resolution modes, respectively;

FIG. 5 is a diagram illustrating the correspondence of color registers 0-7 with particular display screen areas;

FIG.  $\vec{6}$  is a diagram illustrating examples of modifications performed on pixel data;

fications performed on pixel data;

FIG. 8 is a diagram illustrating the particular data that can be read at a plurality of input ports;

FIG. 9 is a block diagram of a microcycler interface employed in the system;

FIGS. 10A, 10B and 10C are a schematic diagram of the interconnections of the integrated circuit chips of the system;

FIGS. 11A-11F are a block diagram of the data chip of the video processor of the system;

FIGS. 12A-12G are timing diagrams of various control signals of the system for various read and write operations:

FIGS. 13A-Z and 13AA-EE illustrate an example of a circuit implementing the block diagram of FIGS. 11A-F:

FIG. 14 is a composite diagram illustrating the rela-

FIGS. 15-39 are diagrams showing blocks of FIGS. 13A-EE in greater detail.

FIG. 40 illustrates the pixel data contained in registers of a rotator circuit of the video processor;

FIGS. 41-43 illustrate the relationship among control, clock and synchronization signals of the system:

FIG. 44 is a block diagram of the address chip of the video processor;

FIGS. 45A-J show a more detailed circuit of the

FIG. 46 illustrates a composite view of FIGS. 45A-J; FIGS. 47-70 are diagrams showing blocks of FIGS. 45A-J in greater detail;

FIGS. 71A-C are block diagrams of the input/output

FIG. 72 illustrates a circuit for the generation of an input signal;

FIGS. 73A-M show a more detailed circuit of the input/output chip;

FIG. 74 is a composite view of the FIGS. 73A-M;

FIGS. 75-97 are diagrams showing blocks of FIGS. 73A-M in greater detail.

The preferred embodiments of the present invention improved computer particularly adapted for home use 40 are hereinafter described. In general, the system comprises a display for providing discrete picture elements for presentation of movable symbols and a display memory for storage of digital signals representative of picture elements of the display. The system further comprises a computer having a program memory for receiving digital input signals and supplying digital output data signals and other digital output signals representative of picture elements in response to the input signals and program memory. A video processor means is operatively connected to the computer and display memory for selectively performing a plurality of modifications to the picture element output signals from the computer in response to the output data signals and also for transferring the modified picture element signals to the display memory. The video processor means is also operatively connected to the display for supplying signals thereto in response to the digital picture element signals stored in the display memory whereby the picture elements represented therein are displayed.

The system shown in FIG. 1 comprises a computer console 10 having four player-operated control handles 12a-d connected by coiled line cords 14a-d, respectively, to the computer console 10. Thus, the console 10 can accommodate up to four players at a time. Each FIGS. 7A and 7B illustrate further examples of modi- 65 control handle has a trigger switch 16 and a top mounted joy-stick 17 for actuating four directional switches. The joy-stick 17 has a rotatable knob mounted thereon which controls a potentiometer. The console 10

further has a keypad 18 which has a plurality of keys or push-buttons such as indicated at 20, and a slot 22 for receiving a removable cartridge or cassette 24 containing stored programs. The console 10 further has a cassette eject button 26 for ejecting the cassette whereby 5 the cassette 24 may be easily replaced with a different cassette containing different programs.

A display for presenting movable symbols is shown as a standard color television receiver 28 which is connected to the computer console 10 by a line 30. The 10 television (TV) has a cathode ray tube screen 32 on which a plurality of movable symbols such as the cowboys 36 and 38 are presented for a "Gunfight" game. The picture presented on the screen 32 is made up of the cowboy symbols 36, 38, and a cactus symbol 40 super- 15 imposed on a background each in one or more of a variety of color and intensities and comprises a plurality of discrete picture elements or pixels.

A symbol's action is controlled in part by a control handle. For example, the cowboy 36 may be moved up, 20 down, left, right, up and to the left, up and to the right, etc., by proper movement of the joy-stick 17. The direction of the cowboy's shooting arm may be controlled by rotating the potentiometer control knob of the joy-stick 17 and the gun may be fired by pulling the trigger 16. 25 Should the bullet 41 strike the cowboy 38, the cowboy 38 will be caused to fall by a computer system contained within the console 10. In addition, suitable music such as the "Funeral March" will be played by the computer through the television 28.

A schematic block diagram of the computer system of FIG. 1 is shown in FIG. 2 to comprise a display memory for storage of digital signals representative of picture elements of the display (or pixel data) which is shown as a display random-access-memory (RAM) 42. 35 The system further comprises a digital computer 44 which is shown to include a central processing unit (CPU) 46 which may be a microprocessor, for example. The computer 44 has a program memory which includes a system read-only-memory (ROM) 48 and a 40 cassette ROM 24 connected to the CPU 46. The program memory contains instructions to direct the CPU 46 and the symbols and figures stored in digital form for the particular computer functions and games.

The cassette ROM 24 may be easily removed by 45 pressing the ejector button 26 (FIG. 1) and replaced by another cassette in order to change a portion of the program memory. This greatly enhances the flexibility of the system in that a potentially endless variety of games and functions may be performed by the computer 50 console 10 and TV display 28.

The computer 44 is operatively connected to an input/output (I/O) chip 50 and a video processor 52 comprising an address chip 56 and a data chip 54 through a microcycler interface 60. The control handles 12a-d 55 and the keypad 18 are connected to the I/O chip and provide signals in response to manipulation by the players or operators to the I/O chip 50. The digital computer 44 receives the input signals from the I/O chip 50 in digital form and supplies digital output data signals 60 and digital pixel data signals in response to the input signals and the program memory. The I/O chip 50 has a music processor which provides audio signals in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The data chip 54 of the video processor 52 selectively performs a plurality of modifications to the pixel data signals from the computer in response to the output data

signals from the CPU. The video processor is operatively connected to the display RAM 42 and transfers the modified or unmodified pixel data to the display memory 42 at address locations corresponding to address signals transmitted by the address chip 56. The computer 44 transmits the addresses to the address chip 56 which relays the addresses to the display RAM 42.

The video processor 52 is also operatively connected to the TV display 28 to supply signals to the display modulated by a radio frequency (RF) modulator 58 in response to the pixel data stored in the display RAM 42. The address chip 56 internally generates addresses for sequentially reading the pixel data stored in the display RAM 42 whereby the pixels represented in the display memory are displayed.

The microcycler 60 interfaces the computer 44 to a peripheral device such as the video processor 52 and the input/output chip 50. The computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines to the microcycler 60. The purpose of the microcycler 60 is to combine the address lines and the data lines from the CPU 46 into one data bus 66 to the video processor 52 and the I/O chip 50.

The computer system is shown having an additional input device light pen 62, which provides an additional input signal to the computer 44. The light pen 62 is sensitive to light and may be used as a pointer by a player or operator to identify points on the TV screen 32 as will be more fully explained later.

The illustrated apparatus is a full-color video game and home computer system based on a mass-RAM-buffer technique in which two bits of the display RAM 42 are used to define the color and intensity of the pixel on the screen 32. The display RAM 42 has eight bits or a byte at each memory address or location at which data may be read or rewritten. In this manner, the picture on the screen is defined by the contents of the display RAM which can be easily changed by modifying the contents of the display RAM. Data which defines pixels will be referred to as "pixel data".

The specific system of the illustrated embodiment uses a Zilog Z-80 microprocessor as the CPU 46 of the computer 44. The system ROM 48 contains software or programming for a plurality of games. The cassette ROM 24 is a solid state cassette which provides additional memory whereby additional games may be played. These ROM's also contain pixel data which represents various game figures and symbols.

The system may be operated in a high resolution or low resolution mode. The high resolution mode generates a greater number of pixels per unit screen area resulting in a higher resolution. In both the low and high resolution modes, the operating system ROM 48 is allocated the first 8K of memory space; that is, approximately the first eight thousand memory addresses correspond to the system ROM 48 as shown in FIGS. 3A and 3B. Thus, addresses 0000-1FFF (hexadecimal) are addresses for the memory locations of the system ROM. The cassette ROM 24 has the next 8K of memory space, or memory addresses 2000-3FFF (hexadecimal, hereinafter "H") in both modes. The display RAM memory space begins at 16K or memory address location 4000H. In the low resolution mode, the display screen RAM has 4K bytes; in the high resolution, 16K bytes.

The CPU can transfer the pixel data of a pattern or figure stored in either the system or cassette ROM to

the display RAM via the video processor. As noted before, the video processor may perform a variety of modifications to the pixel data before it is written into the display RAM. The modifications are performed by what will be called a "function generator" which is 5 located on the data chip 54 of the video processor 52. The modifications are performed by the function generator when the address bit A14 of the address of the data is a 0. Thus, the address of data to be modified by function generator and written into the display RAM will be 10 less than 214 or 3FFF H. Consequently, the address of the data to be modified will be between 0000 H and 3FFF H for the high resolution embodiment and between 0000 H and 0FFF H for the low. However, when the data is written the system actually writes the modi- 15 fied data in the display RAM at locations corresponding to addresses 4000- and 4FFF H for the low resolution model and 4000 H-7FFF H for the high resolution model. The system distinguishes a memory read from ROM addresses 000-1FFF H from a memory write to 20 modified data display RAM addresses 0000-1FFF by circuitry external to the ROM and RAM chips shown in FIGS. 10A and B.

All memory space above 32K (memory location 8000 H) is available for expansion. In the low resolution 25 mode, memory addresses 5000-8000 H are also available for expansion.

In the illustrated computer system, two bits of display RAM 42 are used to define a pixel on the screen. Thus, an 8-bit byte of the display RAM defines 4 pixels on the 30 screen. In the low resolution mode, 40 bytes are used to define a line of data as shown in FIG. 4A. This gives a horizontal resolution of 160 pixels. The vertical resolution is a 102 lines. The areas 610 of the screen defined by the display RAM 42 therefore requires  $102 \times 40 = 4080$  35 bytes. More of the RAM 42 can be used for scratch pad by blanking the screen before the 102nd line is displayed as will be described more fully later.

In the high resolution mode, there are 80 bytes or 320 pixels per line as shown in FIG. 4B. The vertical resolution is 204 lines thus requiring 16,320 bytes of display RAM. This leaves 64 bytes of RAM for scratch pad memory.

In both the high and low resolution modes, the first byte of the display RAM 42 (address 4000 H) corresponds to the upper lefthand corner of the area 610 of the display screen 32 defined by the display RAM. The last byte of the first line in the low resolution mode has address 4027 H with the last byte of the first line in the high resolution mode having address 404F H. In the 50 low resolution mode, the highest display address (4FFF H) corresponds to a byte which corresponds to the lower righthand corner of the screen. Thus, as the RAM addresses increase, the position on the screen associated with the addressed bytes moves in the same 55 directions as the TV scan: from left to right and from top to bottom.

The address chip 56 of the video processor 52 sequentially generates the addresses 4000 H to 4FFF H (7FFF H for the high resolution mode) as the screen is being 60 scanned so that each byte defining 4 pixels is read in order to supply information necessary to display the corresponding 4 pixels of the picture. The 4 pixels associated with each byte are displayed with Pixel 3 defined by bits 6 and 7 shown on the left displayed first. Thus 65 bits 6 and 7 of byte 4000 H define the pixel in the extreme upper lefthand corner of the screen area corresponding to the display RAM.

As noted earlier, two bits are used to represent each pixel on the screen. These two bits, along with a left/right bit (which will be more fully explained later) map the associated pixel to one of eight different "color" registers 0-7. Thus, two bits from the display memory together with the left/right bit identify or select one of the eight different color registers. If the two bits from the display memory have the binary value 00, the color register selected will be color register 0 or 4 depending upon the left/right bit. Similarly, bits having the binary value 01 select register 1 or 5 depending on the left/right bit, etc.

Each color register is an 8-bit register for storage of output data from the computer. The binary bits in a selected color register define the color and intensity characteristics of the associated pixel to be displayed on the screen. The intensity of the pixel is defined by the three least significant bits of a color register, with 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits. Thus each color register can define 1 of 2<sup>3</sup> intensity levels and 1 of 2<sup>5</sup> different colors. The CPU can change the data stored in the color registers which will cause the colors and intensities of subsequent pixels displayed to also change.

A horizontal color boundary register defines the horizontal position of an imaginary vertical line 64 on the screen 32, referring now to FIG. 5. The boundary line 64 can be positioned between any two adjacent bytes in the low resolution mode. The line is immediately to the left of the byte whose address is sent to the horizontal color boundary register. For example, if the horizontal color boundary is set at 0 by the computer, the line will be just to the left of the byte 0 if it is set to 20, the line will be between bytes 19 and 20 which corresponds to the center of the screen.

The left/right bit is an additional register identifying signal supplied by the video processor in response to the data stored in the horizontal color boundary register. If a byte is to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to 1. The left/right bit is set to 0 for pixels associated with a byte to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit=1, i.e., for the pixels to the right of the boundary line, and registers 4-7 are selected for the pixels to the left of the boundary. Thus, if a byte read from the display RAM 42 has the values 00 11 10 00, and was to the right of the boundary line. for example, the four pixels will be defined by color registers 0, 3, 2, and 0, respectively. However, if the byte was located to the left of the horizontal color boundary line, the four pixels will be defined by color registers 4, 7, 6, and 4 respectively.

In the high resolution mode, if a value X is sent to the horizontal color boundary register, the boundary line will be between bytes having addresses 2X and 2X-1 which corresponds to the same position on the screen as the low resolution mode but between different bytes. Thus, for example, if the value 20 is sent, the boundary will be between 39 and 40, corresponding to the center of the screen. To put the entire screen, including the rightside background, to the left of the boundary line 64, the horizontal color boundary line register should be set to 44.

If just four color registers are used, all the information necessary to generate the color and intensity of a particular picture may be stored utilizing only two bits of storage together with the color registers. However, the left/right bit and eight registers give added flexibil-

ity. The color and intensity pattern of a picture stored in memory may be quickly modified in one step by selective placement of the horizontal color boundary. For example, if the entire screen is to the right of the horizontal color boundary, the colors and intensities of the 5 pixels will be selected from color registers 0-3. One the other hand, placing the entire screen to the left results in the colors and intensities of color registers 4-7 being utilized. In this manner, the colors and intensities of the entire picture may be altered by merely changing the 10 address of the horizontal color boundary.

On most television screens, the area 610 defined by the display RAM will be somewhat smaller than the total screen area. Thus there will generally be extra space on all four sides of the display screen not defined 15 by the display RAM. The color and intensity of this area is defined by a two-bit "background" color register. These two bits along with the left/right bit combine to identify one of the 8 color registers which determines the color and intensity of the particular background 20 area. For example, if the two bits contained in the background color register have the value 00 the color and intensity of the background area to the right of the boundary line 54 will be defined by the color register 0, with the area to the left defined by the color register 4, 25 as shown in FIG. 5.

As described earlier, the function generator is enabled to modify pixel data when the data is to be written to a memory address "X" less than 4000 H (A14=0) and that a modified form of the data is actually written 30 to memory location X+4000 H in the display RAM. A register hereinafter called the function generator register determines how the data is modified.

The functions performed on the pixel data are: "expand", "rotate", "shift", "flop", "logical-OR" and "ex- 35 clusive OR". As many as four of these functions can be used at any one time and any function can be bypassed. However rotate and shift as well as logical-OR and exclusive OR are not done at the same time. The modified pixel data is stored in the display RAM whereby 40 the pixels associated with the pixel data appear similarly modified when displayed.

Referring back briefly to FIG. 2, the microcycler has an 8-bit data bus 66 connecting the microcycler to the video processor 52 and I/O chip 50. The expand func- 45 tion expands the 8 bits contained on the microcycler data bus into 16 bits where each bit of the 8 bits represents one pixel. In other words, it expands 1-bit pixel data into 2-bit pixel data. For example, a 0 on the data bus is expanded into one 2-bit pixel data value and a 1 on 50 the data bus into another 2-bit pixel data value. Accordingly, the pixel data before being expanded is encoded at a first level which can be decoded into pixel data encoded at a second level. Thus, the pixel data on the 8-bit microcycler data bus is encoded at the first level as 55 1-bit pixel data and when expanded, it is encoded into pixel data at the second level, i.e., 2-bit pixel data. In this manner, two-color patterns can be stored in a ROM in half the space.

thought of as operating on the pixel data as a whole rather than the individual bits of each pixel. Each byte of the display RAM 42 can be though of as four 2-bit locations, each location corresponding to a pixel and storing one of four pixel data values (0-3) although the 65 pixels are, of course, actually elements of the picture displayed on the screen. The four pixel data values of the first byte, byte 0, will be referred to as P0, P1, P2

and P3. P0 is composed of the first two bits (or least significant bits) of the byte.

The shift function shifts the pixel data 0, 1, 2 or 3 pixel locations to the right. FIG. 6 illustrates the effect of the above mentioned shifts upon the 3 bytes. The pixel data values are shifted relative to each other wherein the pixels that are shifted out of one byte are shifted into the next byte with the corresponding pixels on the screen appearing shifted a similar amount when displayed. Zeros are shifted into the first byte of a sequence.

The output of the flop function is a mirror image of its input, the original data. The pixel locations interchange pixel data values relative to each other, i.e., the first and fourth pixel location of each flopped byte exchange pixel data values as to the second and third as shown in FIG. 6. The four pixels associated with the flopped byte will similarly appear flopped relative to each other when displayed on the screen.

The rotate function rotates a four pixel by four pixel block of data 90° in clockwise direction such that the pixel data values are rotated relative to each other. FIGS. 7A and 7B illustrate an example of rotation. The sixteen pixel data locations correspond to sixteen contiguous pixels displayed on the screen.

The logical OR and exclusive OR functions operate on a byte as 8 bits rather than four 2-bit pixel data. When the OR function is used in writing pixel data to the display RAM, the input pixel data is logical OR-ed with the contents of the display RAM location being accessed. The result of the logical OR is sent to the display RAM at the above location. The exclusive-OR function operates in the same way except that the data is exclusive OR-ed instead of logical OR-ed.

The illustrated system can accommodate up to four player control handles 12a-12d (FIG. 1) at once. Each handle has five switches (i.e., the trigger switch, and four joy-stick directional switches) and a potentiometer. The switches are ready by the CPU 46 via input ports through the I/O chip 50 (FIG. 2). These input ports are diagrammatically shown in FIG. 8 as input ports 10-1F H where the port number indicates its hexadecimal address. Thus the port at which the player control handle switches for player 1 are read has a hexadecimal address of 10H.

The trigger switch for each player control handle is read at bit 4 and the four directional switches of the joy-sticks are read at bits 0-3. The signals from the potentiometers are converted to digital information by an 8-bit analog to digital converter (FIG. 71A). The four potentiometers are read at input ports 1C-1F H (FIG. 8). All zeros are fed back when the potentiometer is turned fully counterclockwise and all 1's are fed back when turned fully clockwise.

The 24-button keypad 18 is read at bits 0-5 of ports 14-17H. The input data is normally zero and if more than one button is depressed, the data should be ignored.

The microcycler functions as an interface between The generator functions shift, flop and rotate can be 60 the CPU and the peripheral devices. The CPU 46 of FIG. 2 has a 16-bit address bus and an 8-bit data bus connecting the CPU to the microcycler 60. Referring now to FIG. 9, the microcycler 60 combines the 16-bit address bus, A0-A15, and the 8-bit data bus, D0-D7, from the CPU 46 into one 8-bit microcycle data bus 66, MXD0-MXD7, connected to the address chip 56, the data chip 54, and the I/O chip 50. One advantage of the microcycler is that the number of connector pins of the integrated circuit chips may be reduced since there are fewer connecting lines.

The microcycle data bus can have any of four modes which are defined by the contents or data carried by the microcycle data bus 66. Its mode is controlled by control signals MC0 and MC1 which are generated by the data chip from a plurality of CPU control signals which will be more fully explained later. The microcycle data bus mode is also controlled by a CPU control signal RFSH which indicates that the lower 7 bits of the address bus contains a "refresh" address for refreshing the RAM dynamic memories. The CPU control signals are discussed more fully in the Zilog Z80-CPU Technical Manual and is hereby incorporated by reference as if fully disclosed herein. The microcycle modes are 15 shown below:

TABLE 1

RFSH	MC1	MC0	Microcycle Data Bus Contents
0	0	0	A0-A7 from the CPU
0	0	1	A0-A7 from the CPU
0	1	0	A0-A7 from the CPU
0	1	1	A0-A7 from the CPU
t	0	0	A0-A7 from the CPU
1	0	1	A8-A15 from the CPU
1	1	0	D0-D7 from the CPU
1	1	1	D0-D7 to the CPU

As can be seen above, when the RFSH signal is a logical zero or low state, the microcycler will allow the address bits A0-A7 from the CPU to be conducted 30 through regardless of the state of MC0 or MC1 in order to refresh the RAM. However, when RFSH is a logical 1 (inactive), MC0 and MC1 determine the contents of the microcycle data bus MXD0-MXD7.

The microcycler as well as the interconnection of the 35 various integrated circuit chips of the low resolution mode system are shown in greater detail in FIGS. 10A-C. The microcycler 60 comprises two 8-line to 4-line multiplexers 70 and 72, having four output lines MXD4-MXD7 and MXD0-MXD3, respectively, and each having 4A and 4B input lines, an enable input E and a select input S.

The address lines A0-A3 and A8-A11, from a CPU address bus 73 from the CPU 56 are connected to the A and B input lines of the address multiplexer 72, respectively. Similarly, the address bus lines A4-A7 and A12-A15 are connected to the 8 input lines of the address multiplexer 70. The address multiplexers 70 and 72 can selectively conduct either the "low address" bits A0-A7, or the "high address" bits A8-A15, to the microcycle data bus MXD0-MXD7 when enabled. The multiplexers have common industry designation number 74LS257.

The microcycler further comprises an 8 line bidirectional data gate 74 having 8 input/output lines connected to a CPU data bus 75 from the CPU 56, 8 input/output lines connected to the microcycle data bus MXD0-MXD7, a direction input DIR and an enable input CD. The data gate 74 can conduct data either from the CPU data bus 75 to the microcycle data bus 66 to rfrom the microcycle data bus 66 to the CPU data bus 75 as determined by the state of the DIR input when enabled.

These three logic elements 70, 72, and 74, function as a 24-line to 8-line multiplexer to sequentially conduct 65 groups of address signals and groups of data signals to the microcycle data bus, in response to the control signals MC0 and MC1 and the CPU control signal

RFSH. Alternatively, the gate 74, of the microcycler further functions as a gate for conducting data signals from the microcycle data bus to the CPU data bus.

The microcycle data bus 66 is connected to the MXD0-MXD7 inputs of the address chip 56, data chip 54 and I/O chip 50. The microcycler 60 had input lines 76. 78, and 80 for the control signals RFSH, MC1 and MC0 respectively. The input line 76 operably connects the CPU 56 RFSH output to the inputs of a pair of NAND gates 81 and 82. The output of the NAND gate 81 is inverted by an inverter 84 whose output is connected by a line 85 to the enable input 'E' of the multiplexers 70 and 72 and is also connected to the input of a NAND gate 86 whose output is connected to the enable input CD of the gate 74. Thus, when the CPU 56 prepares to refresh the RAM, the refresh control signal, RFSH, will go to the low state causing the output of the NAND gate 81 to go high which is inverted by the inverter 84. A low state at the enable input E of the multiplexers 70 and 72 causes these logic elements to be enabled whereby address signals can be conducted to the microcycle data bus 66. A low state on the line 85 also causes the output of the NAND gate 86 to go high which is presented to the enable input CD of the gate logic element 74 causing the gate 74 to be disabled whereby the outputs of the logic gate 74 are forced to an off state.

The output of the NAND gate 82 is connected to an inverter 88 having an output line 90 connected to the select inputs S of the multiplexers 70 and 72. Thus, when the refresh multiplexer control signal RFSH is low, the output of the NAND gate 82 is high. Consequently, the output of the inverter 88 is low. A low state presented at the selector input S causes address bits presented at the A inputs to be conducted to the multiplexer data bus. Thus when RFSH is low, the low address, A0-A7, is conducted to the microcycle data bus for use in the refresh cycle.

The input lines 78 and 80 connect data chip 54 MC1 and MC0 outputs to the inputs of NAND gates 81 and 82, respectively. When the control signal RFSH is high, i.e., a refresh is not being done, the outputs of the NAND gates 81 and 82 are determined by the microcycler control signals MC1 and MC0, respectively, from the data chip 54. Thus, when the control signal MC1 is in a low state, the output line 85 is also in a low state which enables the multiplexer logic elements 70 and 72 and disables the gate logic element 74 as when the RFSH signal is low. Thus, either the low address or the high address will be conducted onto the microcycler data bus as determined by the control signal MC0. When the control signal 'MC0' is in a low state, the output line 90 is also low which causes the low address to be conducted onto the microcycler data bus. If MC0 is at a high state, the high address is conducted to the microcycler data bus.

Control signal MC1 (and RFSH) at a high state results in a high state at control line 85 which disables the multiplexers 70 and 72 and enables the gate 74. Thus, the data on the data bus 75 for bits D0-D7 from the CPU 56 will be gated onto the microcycler data bus MXD0-MXD7, or the data on the microcycler data bus will be gated onto the data bus of the CPU, depending upon the direction input DIR. The direction input DIR is connected by a line 92 to the output of the NAND gate 82. Thus, the state of the control signal MC0 (with RFSH high) determines the direction that the gate 74

will gate the data. For example, if MC0 is in a low state, the output of the NAND gate 82 will be high resulting in the contents of the data bus D0-D7 being gated onto the microcycler data bus; if MC0 is high, the contents of the microcycler data bus will be gated onto the data bus 5 D0-D7 to the CPU 56.

A power supply indicated generally at 93 supplies +15 v, +10 v, +5 and -5 v to the system. A clock circuit 94 comprising a 14.31818 MHz oscillator 96 and divider stages 98, provides a 7 MHz clock signal 7M, 10 and an inverted 7 MHz clock signal 7M, to the 7M and 7M inputs, respectively, of the data chip 54. A clock signal  $\Phi G$ , generated by the data chip 54 from the  $7\overline{M}$ and 7M clock signals, is outputted to a buffer 100 having output lines for clock signals  $\Phi$  and  $\overline{\Phi}$ . The clock signals 15  $\Phi 1$  and  $\overline{\Phi} 2$  are connected to the  $\Phi$  and  $\overline{\Phi}$  inputs of the address, data and I/O chips.

The CPU address bus 73 and data bus 75 are connected to the system ROM 48 having inputs A0-A12 and D0-D7 for the address and data bits, respectively. 20 The address bus 73 and data bus 75 are also connected to the cassette ROM 24 (not shown) and the extension plug 77 (for expanding the system).

The system ROM chip 48 has a chip select input CS connected to the output of the chip select logic indi- 25 cated at 79a and b with the cassette ROM chip select input CCS also connected to the output of the chip select logic 79a and b. The outputs of the logic 79a and b are functions of the CPU control signals MEMORY REQUEST ( $\overline{MREQ}$ ) and READ ( $\overline{RD}$ ), the address bits 30 A13-A15 and the memory disable signals SYSEN, CASEN, AND BUZOFF from the extender plug 77.

## DATA CHIP

QUEST, INPUT/OUTPUT REQUEST, READ, and MACHINE CYCLE 1 are operatively connected to the data chip inputs MREQ, IORQ, RD, and M1, respectively, from the CPU 56. Two more control lines carrying control signals generated by the address chip 56 are 40 connected to the data chip inputs LTCHDO, and WRCTL, respectively. The data chip had a VDD input connected to a +5 volts source, a VGG input connected to a +10 volt source, and a DVSS input connected to ground. Two more inputs SERIAL 0 and 45 SERIAL 1 are grounded since they are used in the high resolution mode.

The data chip 54 has a plurality of outputs including the memory data inputs and outputs MD0-MD7, connected by a memory data bus 102 to the display RAM 50 42. The data chip input/output MD0 is operatively connected to the data input, D1, and data output D0, ports of the RAM chip 104a, with other memory data input/outputs, MD1-MD7 of the data chip similarly connected to seven RAM chips 104b-h. The data chip 55 also has analog video outputs R-Y, B-Y, VIDEO and +2.5 volts reference operatively connected to the RF modulator 58 (not shown). The data chip has clock signal outputs, VERTICAL DRIVE (VERT. DR.) and HORIZONTAL DRIVE (HORZ. DR.), con- 60 nected to the address chip 56. Finally, the data chip has control signal outputs MC0 and MC1 connected to the microcycler (as noted before) and an output DATEN used to generate the write enable signal, WE, for the RAM chips.

A schematic block diagram of the data chip 54 is shown in FIGS. 11A-11F. The microcycle generator 106 of FIG. 11A generates the microcycle control sig12

nals MC0 and MC1 from the CPU control signals IORQ, MREQ, RD, and MI. Also generated are microcycle decoder control signals LOAD LOW (LDL1) and LOAD HIGH (LDH1) for loading the low and high address bits respectively.

A more detailed schematic diagram of the data chip is shown in FIGS. 13A-EE with a composite diagram of these figures shown in FIG. 14. The microcycle generator has an input line 108 for the MREQ control signal and an input line 110 for the IORQ control signal, both of which are connected to the inputs of a NAND gate 112 whose output is connected by an inverter 114 to the inputs of a pair of NOR gates 116 and 118. The microcycle generator has an input line 120 for the CPU control signal RD which is connected to the other input of the NOR gate 116. The output of the NOR gate 116 is connected by an inverter 122 to the input of an AND gate 124.

The output of the NOR gate 118 is connected to the input of a NOR gate 126 whose output is connected to the input of a NOR gate 128 with the output of the AND gate 124 connected to the other input of the NOR gate 128. The output of the NOR gate 128 is connected by a gating transistor 130 which acts as a delay to the input of a NOR gate 132. The gate of the transistor 130 is connected to the clock signal line  $\Phi$ 2.  $\Phi$ 2 is the complement of the clock signal  $\Phi$  and a clock signal  $\Phi$ 1 is  $\Phi$ uncomplemented.

The output of the NOR gate 132 is connected by a gating transistor 134 (which also acts as a delay) to an inverter 136 having an output line 138. The gate of the "delay" transistor 134 is connected to the clock signal

The output line 138 is connected to the inputs of the The CPU control signal lines MEMORY RE- 35 AND gate 124 and the NOR gate 126 and is also connected by a delay transistor 140 to the input of a NOR gate 142. The gate of the transistor 140 is connected to the clock signal 7M. The output of the NOR gate 142 is connected by a delay transistor 144 to an inverter 147 having an output line 148. The gate of the transistor 144 is connected to the 7M clock signal.

> The output line 148 of the inverter 146 is connected to an input of a NOR gate 150 whose output is connected to an inverter 152. A transistor 154 is connected to the voltage source VDD and to ground by a transistor 156. The gate of the transistor 154 is connected to the output of the inverter 152 and the gate of the transistor 156 is connected to the output of the NOR gate 150. The junction of the transistors 154 and 156 at the line 80 carries the microcycle control signal MC0.

> The MREQ and IORQ input lines, 108 and 110, are connected to the input AND gate 160 whose output is connected to a NOR gate 162. The output line 138 of the inverter 136 is also connected to the input of a NOR gate 164 whose output is connected to the input of the NOR gate 162. The output of the NOR gate 162 is connected by a delay transistor 166 to a NOR gate 168. The gate of the transistor 166 is connected to the  $\Phi$ 2 clock signal. The output of the NOR gate 168 is connected by a delay transistor 170 to an inverter 172 having an output line 174. The gate of the transistor 170 is connected to the  $\Phi1$  clock signal.

The output line 174 is connected to an input of the AND gate 160 and inputs of the NOR gates 118 and 164 65 and is also connected by a delay transistor 176 to a NOR gate 178. The gate of the transistor 176 is connected to the 7M clock signal. The output of the NOR gate 178 is connected by a delay transistor 180 to an inverter 82

having an output line 188. The gate of the transistor 180 is connected to the clock signal 7M.

The output line 188 of the inverter 182 is connected to an NOR gate 190 whose output is connected to an inverter 192. A gating transistor 194 is connected to the voltage source VDD and to a transistor 196 which is connected to ground. The output of the inverter 192 is connected to the gate of the transistor 194 and the output of the NOR gate 190 is connected to the gate of the transistor 196. The junction of the transistors 194 and 10 FIG. 12A. 196 at the line 78 carries the microcycle control signal A clock the clock of the clock o

The state of the control signal MC1 is the same as the output of inverter 192 since a high state (logical 1) output of the inverter 192 will turn on the transistor 194 15 causing the MC1 line 78 to also go high. Similarly, a high output from the NOR gate 190 (when inverter 192 is at a low state) causes the transistor 196 to turn on which causes the MC1 control signal line 78 to also go low. The state of the MC0 control line 80 is similarly the 20 same as the state of the inverter 152.

The microcycle generator has another input 200 for the CPU control signal  $\overline{M1}$  which is connected to the input of a NOR gate 202 having another input connected to the input line 110 for the CPU control signal 25  $\overline{IORQ}$ . The output of the NOR gate 202 is connected to the inputs of the NOR gates 168, 132, 178, 142, 190 and 150.

The M1 CPU control signal is active when low (logical 0) and indicates that the current machine cycle is an 30 operation code fetch cycle of an instruction execution. Thus, the M1 control signal is normally high (logical 1) whenever the CPU is accessing a peripheral device such as a video processor. Hence, the NOR gate 202 having a logical 1 presented at the input will output a 35 logical 0. This logical 0 is presented at the inputs of the NOR gates 132, 168, 142, 178, 150 and 190 resulting in these NOR gates operating as inverters whenever the M1 control signal is high.

Similarly, whenever MI goes low indicating that the 40 current machine cycle is the fetch cycle of an instruction execution, IORQ will normally be high with the same effect upon the above-mentioned NOR gates with an exception. IORQ and MI will both go low during an "interrupt acknowledge" cycle. With these two control 45 signals both at a low state, the NOR gate 202 will output a high state causing the NOR gate 150 to produce a low state forcing the control signal MC0 to a high state or 1. In a similar fashion, the output of the NOR gate 190 is forced to a low state which also forces the control signal MC1 to a high state.

Referring back to the microcycle modes set out in Table I, it is seen that where MC0 and MC1 are both a logical 1, the microcycler will gate data from the microcycler data bus to the CPU data bus. This data was 55 placed on the microcycler data bus by the peripheral device initiating the interrupt and will be used by the CPU in its response to the interrupt signal.

The "MEMORY REQUEST" control signal, MREQ, is active when low and indicates that the address bus of the CPU holds a valid address for a memory read or a memory write operation. The "INPUT-/OUTPUT REQUEST" control signal IORQ, is also active when low and indicates that the lower half of the address bus holds a valid I/O address for a I/O read or 65 write operation. The read control signal, RD, is active when low and indicates that the CPU wishes to read data from the memory or an I/O device. When high,

14

RD indicates the CPU wishes to write data to memory or an I/O device.

The generation of the microcycler control signals MC0 and MC1 as a function of the CPU control signals, MREQ, IORQ, and RD together with clock signals Φ1 and 7M, are illustrated for a plurality of read and write operations in FIGS. 12A-G. An example of MC0 and MC1 as functions of MREQ RD, and the clock signals Φ1 and 7M, is shown for a memory write operation in FIG. 12A.

A clock state,  $\underline{T}$ , is defined by one complete period of the clock signal  $\overline{\Phi}$ . At the beginning of the initial clock state T1, the CPU control signals  $\overline{MREQ}$   $\overline{RD}$  are at the same state as the previous clock state which is a high state with the microcycler control signals MC0 and MC1 also at the same state as the previous clock state which is a low state. During T1, after the clock signal  $\phi$  goes low,  $\overline{MREQ}$  goes low which indicates that the CPU address bus holds a valid address for the memory write operation.

Referring to FIG. 13, the NAND gate 112 has the control signals MREQ and IORQ presented at its inputs which are both inactive or a logical 1 at the beginning of T1. When MREQ goes low, the output of the NAND gate 112 goes high which is inverted by the inverter 114 presenting a low state to one input of the NOR gate 118 and to one input of the NOR gate 116. The other input of the NOR gate 118 is connected by the line 174 to the output of the inverter 172.

Since  $\overline{M1}$  is at a high state, the NOR gates 142, 178, 150 and 190 function as inverters. Thus the output of the inverter 172 at line 174 is at the same state as the previous MC1 state since there are an even number of "inverters" between the line 174 and the gate of the output transistor 194 (except insofar as the 7M and  $\overline{7M}$  delay transistors 176 and 180 delay any change in MC1 resulting from a change in the output of the inverter 172 of line 174).

Thus since MC1 is at a low state, the line 174 connected to the input of the NOR gate 118 is at a low state with the other input of the NOR gate 118 at a low state, as noted before. This produces a high state at the output of NOR gate 118 which results in a low state at the output of the NOR gate 126.

The control signal RD is at a high state indicating a write operation which causes the NOR gate 116 to output a low state which is inverted by the inverter 122 to produce a high state. The line 138 is at the same state (except for a delay) as the previous MC0 state (in a manner similar to that for the line 174) which causes the output of the AND gate 124 to be low. The NOR gate 128 thus has a low state presented at both of its inputs which results in a high state produced at its output.

This output is conducted when the clock signal  $\Phi 2$  goes high and is inverted by the NOR gate 132. The transistor 134 conducts this output when the clock signal  $\phi 1$  goes high resulting in the output of the inverter 136 going high. Thus the output of the inverter 136 assumes the same state as the NOR gate 128 on the positive edge 200 (i.e., going from a low state to a high state) of the clock signal  $\Phi$  (FIG. 12A).

The high state at the output of the inverter 136 is conducted by the transistor 140 when the clock signal 7M goes high which is inverted by the NOR gate 142 and conducted by the transistor 144 when the clock signal 7M goes high. The logical 0 is then inverted by the inverter 146, NOR gate 150, and inverter 152 to produce a high state at the output of the inverter 152

which turns on the transistor 154 to produce the high state at the line 86 which is the MC0 control signal line. Referring back to FIG. 12A, it is seen that the control signal MC0 goes to a high state on the positive edge 202 of the clock signal 7M which follows the positive edge 5 200 of the clock signal Φ occurring after the CPU control signal MREQ goes low.

When MC0 changes from a low state to a high state, the contents of the microcycle data bus changes from the low address, A0-A7, to the high address, A8-A15. Thus the 16 address bits from the CPU are transmitted to the video processor and I/O chip in 2 eight-bit groups or slices.

The output of the inverter 136 rising to a high state causes the NOR gate 164 having an input connected to 15 the output line 138 of the inverter 136 to fall to a low state. The output of the AND gate 160 is also low since MREQ is low causing the output of the NOR gate 162 to go high. This high output appears at the output of the inverter 172 at the line 174 on the positive edge 204 20 (FIG. 12A) of the clock signal  $\Phi$  marking the start of the clock state Tw.

The high state then appears at the gate of the transistor 194 on the positive edge 206 of the clock signal 7M (FIG. 12A) causing the control signal MC1 to rise to a 25 logical 1. The RD signal is at a high state (indicating a write operation) which causes the NOR gate 116 to output a "zero" which is inverted by the inverter 122. The output of the inverter 136, which is at a high state, is returned to the AND gate 124 causing the AND gate 30 to output a "one" which causes the NOR gate 128 to output a "zero". This low state appears at the output of the inverter 136 on the positive edge 204 of the clock signal  $\Phi$  (FIG. 12A). The low state then appears at the MC0 control signal line 80 on the positive edge 206 of 35 lect lines for eight different "color" registers 224. the 7M clock signal (FIG. 12A).

With MC0 at a low state and MC1 at a high state, the contents of the CPU data bus are gated onto the microcycle data bus. Thus data placed on the CPU data bus is transmitted to the peripheral devices on the microcycle 40 data bus.

During clock state T3, MREQ returns to a high state. Since MREQ as well as the output of the inverter 172 at line 174 and IORQ are at a high state, the output of the AND gate 160 is high which causes the output of the 45 NOR gate 162 to go low. This low output appears at the line 172 on the positive edge 208 of the  $\Phi 1$  clock signal at clock state T1. The low state at line 172 appears at the gate of the output transistor 194 (with a high state at the gate of the transistor 196) at the positive edge 210 of the 50 clock signal 7M causing the microcycle control signal MC1 to go low. The microcycler is now ready to transmit the low address of the next address presented at its inputs. The relationship of the microcycler control signals MC0 and MC1 to the CPU control signals and 55 system clock signals  $\Phi$  and 7M is shown for a variety of other read and write operations in FIGS. 12B-G.

The microcycler further comprises a NOR gate 201 having inputs connected to outputs of the inverters 146 and 182 and to the clock signal Φ1. A NOR gate 203 60 also has inputs connected to the output of the inverter 182, to the output of the inverter 146 by an inverter 205, and to the clock signal input Φ. An output line 226 of the NOR gate 201 carries the microcycle decoder control signal LDL1 which is a logical 1 when the outputs 65 of the inverters 146 and 182 are a logical 0 (corresponding to both MCO and MC1 a logical 0), together with Φ1 a logical 0. An output line 228 of the NOR gate 203

16

carries the signal LDL1 which is a logical 1 when MC0 is a logical 1, MC1 a logical 0 and  $\Phi$ 1 a logical 0.

Each of the address, data, and I/O chips has a plurality of registers. Each of these registers is individually addressable by the CPU for inputting or outputting data contained in the register.

The data chip is shown in FIG. 11B to the microcycle decoder 212 which assembles 11 address bits A0-A10 from the low address bits, A0-A7, and high address bits, A8-A15, transmitted from the microcycle data bus. The microcycle decoder 212 has an eight bit input line connected to all the bits of an eight-bit data chip data bus 66a and a three-bit input line connected to the lower 3 bits of the data bus 66a. The microcycle data bus 66 is connected to the data bus 66a by a tristate buffer 273 (FIG. 11C). (Other buffers shown in the more detailed schematic FIG. 13 are omitted from the FIGS. 11A-F for clarity).

The microcycle generator 106 (FIG. 11A) generates control signals LDL1 and LDH1 to signal that the microcycle data bus contains the low address bits or the high address bits, respectively. The microcycle decoder 212 is operatively connected to the microcycle generator to input these control signals such that the decoder latches up the low address bits from the eight bit input lines when LDL1 is high and subsequently the high address bits A8-A10 on the three bit input line when the control signal LDH1 is a high. The 11 bits latched in the microcycle decoder are utilized to address the registers on the data chip. The microcycle decoder has an 11 bit output bus A0-A10 which is connected to an address decoder 214 which decodes the address bits to activate one of a plurality of register select lines 216-222. Register select line 216 actually represents eight register se-

In addition to the proper address, the register select lines 216-221 require the concurrence of a data chip generated control signal, OUTPUT, in order to be activated. The eight color register select lines 216 further require a CPU generated control signal IORQ. The register select line 222 requires the concurrence of another data chip generated control signal INPUT, to be activated. The INPUT and OUTPUT signals are functions of Z-80 CPU control signals including MREQ, IORQ, RD and M1 and are generated to compensate for any delay caused by the microcycler.

The register select lines 216-221 are operatively connected to eight color registers 0-7, an "expand" register, "function generator" register, "vertical blank" register, "horizontal color boundary" and "background color" register and "low/high resolution mode" register, respectively. The line 222 is operatively connected to a multiplexer, which when activated causes the multiplexer to select the output of an "intercept" register. In this manner, the CPU may select any particular register of the data chip by transmitting an address corresponding to the register which is transmitted in two groups, the low and high addresses, by the microcycler to the microcycle decoder which reassembles the address bits into address bits A0-A10. These bits are then decoded and the corresponding register select line is activated which enables the addressed register to input or output data to the CPU via the microcycle data bus.

The microcycle decoder 212 and address decoder 214 are shown in greater detail in FIG. 13. The microcycle decoder 212 comprises an 11-bit latch with the eight least significant bits A0-A7 each having an input connected to the D0-D7 lines, respectively, of the data bus 4,501,505

66a. Each of the A0-A7 bits of the latch also have an input connected to the LDL1 control signal line 226 and an input connected the line 226 through an inverter 227. The most significant bits A8-A10 each have an input connected to the D0-D2 lines, respectively, of the 5 data bus 66a and each has an input connected to the LDH1 control signal input line 228 directly, and an input connected to the line 228 through an inverter 229.

The A0 bit has output lines A0 and its complement  $\overline{A0}$  with the A1 bit having outputs A1,  $\overline{A1}$ , etc. all 10 connected to the address decoder 214.

An example of a bit circuit of the latch of the microcycle decoder is shown in FIG. 13. The input of the A0 bit circuit of the latch is connected to a gating transistor 230 whose gate is connected to the LDL1 control signal 15 line 226. The 1 input is also connected to the D0 line of the data bus 66a which carries (among others) address bits A0 and A8. Transistor 230 is connected to an inverter 232 whose output is the A0 output line of the A0 latch which is also connected to an inverter 234 whose 20 output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.

The bit on the D0 line of the data bus 66a is presented to the input of the transistor 230 which is gated by the LDL1 control signal when the D0 line carries the address bit A0. The inverter 232 inverts the address bit A0 and outputs the bit as address bit A0. The output of the 30 inverter 232 is inverted by inverter 234 whose output is the address bit A0. The bit A0 is stored in the A0 bit of the latch in this manner.

The address decoder is shown in FIG. 13 to comprise a programmed logic array (PLA) having a plurality of 35 input lines A0-A10 and  $\overline{A0-A10}$  connected to the corresponding output lines of the microcycle decoder 212. A plurality of output lines 217-222 and 238-253 are selectively coupled to the PLA input lines by a plurality of pull-down transistors, each of which is represented 40 by a small circle 254.

An example of these pull-down transistors, the transistor coupling the input line A10 to the output line 238 is shown in greater detail in FIG. 16. If the address bit A10 equals 1, i.e., a high state, the A10 address line will 45 cause the pull-down transistor 254 to turn on which "pulls down" the output line 238 to ground.

Each output line 217-222 and 238-253 is connected to the voltage source VDD by a pull-up transistor 260 referring back to FIG. 13. A logical 1 on any address bit 50 input line coupled to an output line will cause that output line to be grounded which is a low state or logical

The input lines of the PLA are selectively coupled to the output lines by the pull-down transistors 254 such 55 that a particular output line will produce a logical 1 only when a predetermined address consisting of a predetermined combination of 1's and 0's are presented on the address input lines A0-A10 and A0-A10.

The output lines 217-221 are coupled to the  $\overline{OUT}$ - 60  $\overline{PUT}$  control signal line 262 by pull-down transistors

264 so that in addition to the proper address, the OUT-PUT control signal must be low in order for one of these control lines to output a logical 1. For example, if the address bits A7, A6, A5, A4, A3, A2, A1 and A0 (A7 being the most significant) have the values 0, 0, 0, 1, 1, 0, 0 and 1, respectively, the control line 217 will be a logical 1, if the OUTPUT control signal is also low. Since the PLA output line 217 is the "expand" register select line, the expand register will be selected if the address bits A7-A0 have the value 00011001 or 19H. Thus 19H is the hexadecimal address of the expand register. If any of the address bits A7-A0 are different from the values just listed, the expand register will not be selected. For example, if the address bit A7 is a 1 instead of a 0, the pull-down transistor 254 associated with the A7 input line and the PLA output line 217 will be turned on which pulls the output line 217 to a logical

18

verter 232 whose output is the A0 output line of the A0 latch which is also connected to an inverter 234 whose output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.

The bit on the D0 line of the data bus 66a is presented

The output line 222 has an associated address 8H and, as seen in FIG. 11B, is the "intercept" register select line. The intercept register select line 222 is coupled to an INPUT control signal line 266 by a pull-down transistor 268 so that in addition to the address 8H, the INPUT control signal must be low in order for the register select line 222 to be at a logical 1 state which will select the intercept register.

The output lines 238 and 239 are connected to the input of a NOR gate 270 whose output is connected to a NOR gate 272. The other inputs of the NOR gate 272 are the control signal line 262 and a  $\overline{10RQ}$  control signal line 270. Thus, either of two hexadecimal addresses, BH or OH, will cause the output of the NOR gate 270 to go low which will cause the output of the inverter 272 to go high if the control signal  $\overline{OUTPUT}$  and the control signal  $\overline{IORQ}$  are both low.

The output lines 240 and 241, 242 and 243, etc. are also connected to a plurality of NOR gates 271 which are connected to a plurality of NOR gates 272 which also have inputs connected to the OUTPUT control signal line 262 an IORQ control signal line 270. The output lines 216 of the NOR gates 272 are the register select lines for the color registers 224, as seen in FIG. 11B.

Thus, either the hexadecimal address 8H or BH will select color register 0. There is an extra address for each color register to accommodate a color block transfer operation which will be described in more detail later.

Thus, the CPU may address or select a particular register in order to input or output data from or to that register by transmitting the register's associated address together with the proper CPU control signals. The microcycler transmits this address in two groups, the low and high addresses, which are then reassembled by the microcycler decoder 212. The address latched in the microcycler decoder is decoded by the address decoder 214 which activates a register select line. The register select line enables the associated register to input from or output data to the microcycle data bus. The hexadecimal addresses for the input and output ports or registers for the Address, Data and I/O chips are set forth in Table II below:

TABLE II

	1.7	ADLE II	
OUTPUT		INPUT	
PORTS		PORTS	
PORT		PORT	
ADDRESS	FUNCTION	ADDRESS	FUNCTION
ФН	Color Register Φ	8H	Intercent Feedback

TABLE II-continued

OUTPUT PORTS PORT ADDRESS FUNCTION  1H Color Register 1  2H Color Register 2 3H Color Register 3  4H Color Register 4  5H Color Register 5  4H Color Register 5  4H Color Register 6  7H Color Register 7  8H Low/High Resolution Register  9H Horizontal Color Register 9  Horizontal Color Register 7  8H Low/High Resolution Register  9H Horizontal Color Register 6  AH Vertical Blank Register  Background Color Register  AH Vertical Blank Register  BH Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  BH Color Begister  Horizon Register  Horizon Register  Horizon Register  Horizon Register  BH Color Block Transfer  CH Function Generator Register  Horizon Regis	TABLE II-continued				
PORT ADDRESS FUNCTION    H					
ADDRESS FUNCTION    H	PORT		PORT		
The Color Register 1  2H Color Register 2 3H Color Register 3  4H Color Register 4  4H Color Register 5  4H Color Register 5  4H Color Register 5  4H Player 1 Handle  5H Color Register 6  7H Color Register 7  8H Low/High Resolution Register  9H Horizontal Color Boundary Register  9H Horizontal Color Register 7  8H Register  9H Wertical Blank Register  8H Register  16H Keypad Column 1  8H Register  16H Keypad Column 2  AH Vertical Blank Register  16H Keypad Column 3  17H Keypad Column 3  18H Color Block Transfer  19H Interrupt Enable and Mode Register  19H Interrupt Line Register  19H Master Oscillator Register  19H Tone A Frequency Register  19H Tone C Volume, Noise Modulation and MUX registers  19H Tone A Volume and Tone B Volume Register  19H Noise Volume Register		FUNCTION	ADDRESS	FUNCTION	
2H Color Register 2 3H Color Register 3  Color Register 3  FH Horizontal Feedback Register  4H Color Register 4  Color Register 5  Hoh Player 1 Handle  Color Register 6  H Color Register 7  H Player 2 Handle  Color Register 7  H Player 3 Handle  Register  H Low/High Resolution Handle  Register  H Horizontal Color Feducate Player A Handle  Register  H Vertical Blank Fedicate Player A Handle  Register  H Function Generator Register  H Function Generator Register  H Horizontal Feedback Register  H Keypad Column Φ (right)  Keypad Column 1  Keypad Column 1  Keypad Column 1  Keypad Column 1  Keypad Column 3  (left)				Multiplexer	
2H Color Register 2 3H Color Register 3  FH Horizontal Feedback Register  4H Color Register 4  The Horizontal Feedback Register  1DH Player 1 Handle  1DH Player 2 Handle  1DH Player 3 Handle  1DH Player 3 Handle  1DH Player 3 Handle  1DH Player 4 Handle  1DH Player 4 Handle  1DH Player 4 Handle  1DH Player 5 Handle  1DH Player 6 Handle  1DH Player 8 Handle  1DH Player 8 Handle  1DH Player 9 Handle  1DH Player 9 Handle  1DH Player 9 Handle  1DH Player 9 Handle  1DH Player 1 Handle  1DH P	1 <b>H</b>	Color Register 1			
3H Color Register 3  H Color Register 4  Color Register 4  Hoff Player 1 Handle  Color Register 5  Hoff Player 1 Handle  Color Register 6  Color Register 7  Hoff Player 2 Handle  Color Register 7  Hoff Player 3 Handle  Register 12H Player 3 Handle  Hoff Resolution 13H Player 4 Handle  Register 14H Keypad Column Φ  (right)  Boundary Register  Background Color 15H Keypad Column 1  Register 16H Keypad Column 2  AH Vertical Blank  Register 17H Keypad Column 3  (left)  BH Color Block Transfer  CH Function Generator  Register  DH Interrupt Feedback  Register  EH Interrupt Enable and  Mode Register  IH Tone A Frequency Register  IH Tone A Frequency Register  IH Tone C Frequency Register  IH Vibrato Register  IH Vibrato Registers  IOH Tone A Volume, Noise Modulation  and MUX registers  IOH Tone A Volume Register  IOH Noise Volume Register			EH		
Register  H Color Register 4  Color Register 5  H Color Register 5  IIH Player 1 Handle  Color Register 6  H Color Register 7  H Color Register 9  H Horizontal Color 13H Keypad Column 4  Gright)  H Horizontal Color 15H Keypad Column 1  Register 16H Keypad Column 2  AH Vertical Blank Register 17H Keypad Column 3  H Color Block Transfer 17H Keypad Column 3  H Color Block Transfer 17H Keypad Column 3  H Interrupt Feedback Register 17H Keypad Column 3  H Interrupt Feedback Register 17H Tone A Frequency Register 17H Tone A Frequency Register 17H Tone A Frequency Register 17H Tone C Frequency Register 17H Tone C Volume, Noise Modulation and MUX registers 17H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer					
The Color Register 4  Color Register 5  11H Player 1 Handle  Heaver 2 Handle  Color Register 6  Heaver 3 Handle  Color Register 7  Heaver 4 Handle  Register  Herizontal Color  Boundary Register  Background Color  Register  Herical Blank  Register  Herical Blank  Register  Herican Generator  Register  Herrupt Enable and  Mode Register  Home Master Oscillator Register  Herrupt Line Register  Tone A Frequency Register  Tone A Frequency Register  Tone C Volume, Noise Modulation  and MUX registers  The Noise Volume Register  Tone Register  Tone A Volume Register  The Noise Volume Register  Sound Block Transfer	3 <b>H</b>	Color Register 3	FH		
The Hole of Harden States of the Harden States of				Register	
5H Color Register 5  6H Color Register 6 7H Color Register 7 8H Low/High Resolution 13H Player 3 Handle Register  8H Horizontal Color 13H Player 4 Handle Register  9H Horizontal Color (right)  8H Vertical Blank Register  8H Color Block Transfer  CH Function Generator Register  BH Interrupt Feedback Register  FH Interrupt Enable and Mode Register  10H Master Oscillator Register  10H Master Oscillator Register  10H Tone A Frequency Register  10H Vibrato Register  10H Tone C Volume, Noise Modulation and MUX registers  10H Tone A Volume and Tone B Volume Register  10H Noise Volume Register	4H	Color Register 4	14517	Dlavor I Handla	
6H Color Register 6 7H Color Register 7 8H Low/High Resolution Register  14H Keypad Column Φ (right)  8H Horizontal Color Boundary Register Background Color Register  16H Keypad Column 1  8H Vertical Blank Register  17H Keypad Column 3 (left)  8H Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  17H Master Oscillator Register  17H Master Oscillator Register  17H Tone A Frequency Register  17H Tone C Frequency Register  17H Tone A Vertical Blank Register  18H Sound Block Transfer	ELI	Color Pagister 5	IΨΠ	riaye: 1 Hallule	
6H Color Register 6 7H Color Register 7 8H Low/High Resolution Register    14H Keypad Column Φ (right)	эп	Color Register 5	1114	Player 2 Handle	
TH Color Register 7  8H Low/High Resolution Register  14H Keypad Column Φ (right)  9H Horizontal Color Boundary Register Background Color Register  16H Keypad Column 1  Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  IH Tone A Frequency Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer	6H	Color Register 6		rayer 2 manuse	
8H Low/High Resolution Register  14H Keypad Column Φ (right)  9H Horizontal Color Boundary Register Background Color Register  16H Keypad Column 1  Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  IH Tone A Frequency Register  17H Master Oscillator Register  17H Tone C Frequency Register  17H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer			12H	Player 3 Handle	
Register  Horizontal Color Boundary Register Background Color Register  Background Color Register  16H Keypad Column 1 Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Frequency Register  15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer			13 <b>H</b>		
9H Horizontal Color Boundary Register Background Color Register  16H Keypad Column 1 Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Frequency Register  14H Vibrato Register  15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer		•		•	
Boundary Register Background Color Register  16H Keypad Column 1 Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer CH Function Generator Register DH Interrupt Feedback Register EH Interrupt Enable and Mode Register FH Interrupt Line Register 10H Master Oscillator Register 11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer		-	14H	Keypad Column Φ	
Background Color Register  16H Keypad Column 1  Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3  (left)  BH Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Frequency Register  15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer	9 <b>H</b>			(right)	
Register  Register  Register  16H Keypad Column 2  AH Vertical Blank Register  17H Keypad Column 3 (left)  BH Color Block Transfer  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer					
AH Vertical Blank Register 17H Keypad Column 2  BH Color Block Transfer CH Function Generator Register DH Interrupt Feedback Register EH Interrupt Enable and Mode Register IH Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer		•	15 <b>H</b>	Keypad Column 1	
AH Vertical Blank Register 17H Keypad Column 3 (left)  BH Color Block Transfer CH Function Generator Register DH Interrupt Feedback Register EH Interrupt Enable and Mode Register FH Interrupt Line Register 10H Master Oscillator Register 11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer		Register	1/77	W 1.0-1 2	
Register  Register  Register  Register  CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  12H Tone A Frequency Register  13H Tone C Frequency Register  14H Vibrato Register  15H Tone A Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Koise Volume Register  18H Sound Block Transfer	. **	M. of al Direct	1611	Keypad Column 2	
(left)  BH Color Block Transfer CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  IH Tone A Frequency Register  11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer	AH		1714	Keypad Column 3	
BH Color Block Transfer CH Function Generator Register DH Interrupt Feedback Register EH Interrupt Enable and Mode Register FH Interrupt Line Register 10H Master Oscillator Register 11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer		Register	1711		
CH Function Generator Register  DH Interrupt Feedback Register  EH Interrupt Enable and Mode Register  FH Interrupt Line Register  10H Master Oscillator Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Frequency Register  14H Vibrato Register  15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Register  17H Noise Volume Register  18H Sound Block Transfer	вн	Color Block Transfer		(lett)	
Register DH Interrupt Feedback Register EH Interrupt Enable and Mode Register FH Interrupt Line Register 10H Master Oscillator Register 11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Register 17H Noise Volume Register 18H Sound Block Transfer					
DH Interrupt Feedback Register EH Interrupt Enable and Mode Register FH Interrupt Line Register 1ΦH Master Oscillator Register 11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer	011				
EH Interrupt Enable and Mode Register FH Interrupt Line Register 10th Master Oscillator Register 11th Tone A Frequency Register 12th Tone B Frequency Register 13th Tone C Frequency Register 14th Vibrato Register 15th Tone C Volume, Noise Modulation and MUX registers 16th Tone A Volume and Tone B Volume Register 17th Noise Volume Register 18th Sound Block Transfer	DH				
Mode Register FH Interrupt Line Register 104H Master Oscillator Register 111H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer		Register			
FH Interrupt Line Register  1ΦH Master Oscillator Register  11H Tone A Frequency Register  12H Tone B Frequency Register  13H Tone C Frequency Register  14H Vibrato Register  15H Tone C Volume, Noise Modulation and MUX registers  16H Tone A Volume and Tone B Volume Registers  17H Noise Volume Register  18H Sound Block Transfer	EH				
<ul> <li>1ΦH Master Oscillator Register</li> <li>11H Tone A Frequency Register</li> <li>12H Tone B Frequency Register</li> <li>13H Tone C Frequency Register</li> <li>14H Vibrato Register</li> <li>15H Tone C Volume, Noise Modulation and MUX registers</li> <li>16H Tone A Volume and Tone B Volume Registers</li> <li>17H Noise Volume Register</li> <li>18H Sound Block Transfer</li> </ul>					
11H Tone A Frequency Register 12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer					
12H Tone B Frequency Register 13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer					
13H Tone C Frequency Register 14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer					
14H Vibrato Register 15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer					
15H Tone C Volume, Noise Modulation and MUX registers 16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer					
and MUX registers  16H Tone A Volume and Tone B Volume Registers  17H Noise Volume Register  18H Sound Block Transfer					
16H Tone A Volume and Tone B Volume Registers 17H Noise Volume Register 18H Sound Block Transfer	1711				
Volume Registers 17H Noise Volume Register 18H Sound Block Transfer	16H				
17H Noise Volume Register 18H Sound Block Transfer					
	17 <b>H</b>				
19H Expand Register	18H				
	19H	Expand Register			

The functional generator of the video processor can perform a variety of functions or modifications to the pixel data as the data is written to the display RAM by 45 the CPU from the system or cassette ROM. The function generator is enabled when the address of the data is less then 4,000H (address bit A14 equal to 0). The function generator is contained on the data chip 54 and is shown in FIG. 11C to comprise a 7-bit function genera- 50 tor register 274 which is connected to the data bus 66a by a 7-bit input line 276. The data chip data bus 66a is operatively connected to the microcycler data bus 66 by the tri-state buffer 273 shown in FIG. 13 to comprise 8 units 273a-h. (Buffer unit 273a, typical of the units 55 273a-h, is shown in greater detail in FIG. 17). The output 1 of each unit is connected to the data bus 66a by a buffer 611 (logically similar to that shown in FIG. 18).

The data contents of the register 274 determine how the pixel data is to be modified. The CPU 46 (FIG. 2) 60 may output data to the register 274 by transmitting the address CH to the microcycle decoder 212 and address decoder 214 of FIG. 11B which activates the function generator register select line 218. When the register select line 218 is activated, the function generator regis- 65 ter 274 is enabled to input (or latch up) the 7 bits of data transmitted by the CPU. The bits of the data contained within the function generator register 274 relate to dif-

ferent modifications of the nixel data as shown below in

refert modifications of the pixel data as shown octo-	VV 111
Table III:	
TABLE III	

TABLE III			
Bit	0	Least Significant Bit of Shift Amount	
	l	Most Significant Bit of Shift Amount	
	2	Rotate	
	3	Expand	
	4	OR	
	5	Exclusive-OR	
	6	Flop	

The order in which the functions are performed is as follows: expansion is done first; rotating or shifting; flopping; and logical-OR or exclusive-OR. The video processor performs the modifications in response to the data stored in the function generator register. A logical 0 or 1 in the bits 2-6 determine whether or not the corresponding function is performed. Bits 0 or 1 of the function generator register determine the amount, if any, of the shift. As many as four of these functions can be used at any one time and any function can be omitted. However, rotate and shift as well as logical-OR and exclusive-OR cannot be done at the same time.

The expand function expands the 8 bits contained on the microcycle data bus 66 four bits at a time into 16 bits. It expands a 0 on the microcycle data bus into one 2-bit pixel and a 1 into another 2-bit pixel. Thus, two-color patterns can be stored in the system or cassette ROM in half the memory space.

The expand function is performed by an expander indicated generally at 278. During each write operation 5 to the display memory using the expander 278, either the upper half (D4-D7) or the lower half (D0-D3) of the data bus 66a is expanded but the expand function may be bypassed, as will be more fully explained below. The half that is expanded is determined by an expand 10 flip-flop 282 having a reset input connected to the function generator register select line 218 and an output connected to a multiplexer 282. The flip-flop 280 is reset by an output to the function generator register 274 and is toggled after each write operation to the display 15 RAM in which the function generator is utilized. The multiplexer 282 is responsive to the flip-flop to select either the upper half, or lower half, of the bits contained on the data bus 66a and output the selected bits on a 4-bit multiplexer data bus 284 for expansion. The upper 20 half of the data bus 66a is expanded when the flip-flop 280 is at a low or zero state, and the lower half is expanded when the flip-flop toggles to the high state.

A 4-bit "expand" register 286 having a 4-bit output line 288 determines the pixel values into which the data 25 contained on the multiplexer data bus 284 can be expanded. A 0 on the multiplexer data bus will be expanded by an expand decoder 290 connected to the expand register output bus 288 and multiplexer output bus 284 into the pixel value determined by bits 0 to 1 of 30 the expand register 286. A 1 on the multiplexer data bus will be expanded into the pixel value determined by bits 2 and 3 of the expand register 286. Thus, the pixel data on the multiplexer data bus is encoded at the first level to identify either the 0 and 1 or 2 and 3 bits of the ex- 35 pand register. In this manner, the data from the computer is decoded into pixel data encoded at the second level, i.e., the pixel data stored in the expand register. which is transmitted when the particular bits of the expand register are selected and identified. The second 40 level pixel data is stored in the display RAM after other modifications, if any, are performed. The pixel data stored in the RAM, when read, is utilized together with the left/right bit to select a color register to generate the pixels of the display as explained hereinbefore.

The expand register 286 has an address 19H at which the CPU may access the expand register in order to change the contents. The address 19H (together with an OUTPUT signal) transmitted to the address decoder 214 (FIG. 11B) causes the expand register select line 50 217 to be activated which enables the expand register 286 to receive data on the data bus 66a. In this manner, the pixel data values into which data is expanded may be changed.

The expander 278 is shown in greater detail in FIG. 55 13. The expand flip-flop 280 has a reset input R connected to the function generator register select line 218 so that the flip-flop is reset with each output of data to the function generator register 274. The flip-flop has a clock input C connected to a clock input line 292 and a 60 clock input C also connected to the clock signal input line 292 through an inverter 294. (The line 292 carries a clock signal, SHIFT, which will be more fully explained hereinafter.)

An output  $\overline{Q}$  is connected to a D input of the flip-flop 65 280 so that the flip-flop toggles with each clock signal which occurs with each write to the display RAM. The output  $\overline{Q}$  is also connected by a line 296 to the gates of

four transistor switches 298a-d of the multiplexer 282. An output Q of the flip-flop is connected by a line 300 to the gates of four transistor switches 302a-d. (The flip-flop 280 is shown in greater detail in FIG. 19).

The inputs of the transistor switches 298a-d are connected to the four most significant bits (the upper half) of the data bus 66a with the transistor switches 302a-d connected to the four least significant bits (the lower half) of the data bus 66a. If the state of the expand flipflop 280 is a logical 1, the transistor switches 302a-d will conduct the lower half of the data bus 66a to the expander. Otherwise, a logical 0 will cause the transistor switches 298a-298d of the multiplexer 282 to conduct the upper half of the data bus 66a.

The output of the transistor switches 302d and 298d are connected by an inverter 304 to the gates of a pair of transistor switches 306a and 306b of the expander decoder indicated generally at 290. The output of the inverter 304 is also connected by an inverter 308 to the gates of a pair of transistor switches 310a and 310b.

A line 312a is connected to grond by a transistor 314 whose gate is connected to the output of bit 0 of the expand register 286. (The logic design of each bit of the expand register is similar to that of the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The line 312a is connected to the voltage source VDD by the transistor 306a and a pull-up transistor 316.

If the state of bit 0 of the expand register 286 is a logical 1, the transistor 314 is turned on which pulls the line 312 to ground or logical 0, otherwise it is a logical 1. Thus the contents of bit 0 of the expand register controls the logic state of the line 312 wherein the logic state of the line 312 wherein the logic state of the line 312 is the complement of bit 0 of the expand register 286. In a similar manner, the logic state of a line 312b connected to the transistor switch 306b is the complement of the value of bit 1 of the expand register 286.

Also the logic state of a pair of lines 318a and 318b are the complements of the bits 2 and 3, respectively, of expand register 286. The lines 318a and 318b are connected to the transistor switches 310a and 310b, respectively.

If the input of the inverter 304 (either bit 0 or bit 4 of data bus 66a, depending upon flip-flop 280) is a logical 45 0, the transistors 306a and 306b ae turned on, which selects the lines 312a and 312b which contain the complemented values of bits 0 and 1 of the expand register. On the other hand, if the input of the inverter 304 is a 1, the transistors 310a and b are turned on which selects the lines 318a and 318b containing the complemented values of the bits 2 and 3. The transistors 306a and 310a are connected to a common output line referred to as expand data bit 0 or EDB0. Similarly, the transistors 306b and 310b are connected to output line EDB1: thus a bit from the multiplexer 280 at inverter 304 is expanded into the logic states of lines ED0 and ED1, or simply bits ED0 an ED1. A 0 is expanded into bits ED0 and ED1 which are defined by the complement of bits 0 and 1 of the expand register and a 1 is expanded into bits ED0 and ED1 defined by the complement of bits 2 and 3 of the expand register 386.

In a similar manner, the remaining bits of the lower half of the data bus 66a, (or remaining bits of the upper half if the upper half of the microcycler data bus is selected by the multiplexer 282) are expanded into the expand data bits ED2 and ED3, ED4 and ED5, and ED6 and ED7 which are also defined by the complement of either bits 0 and 1 or 2 and 3 of the expand

register. For example, if the expand register bits 0 and 1 contain the values 1 and 0, respectively, the expand register bits 2 and 3 contain the values 0 and 0, respectively, and the half of the microcycler data bus being expanded has the values 0, 1, 1 and 0. These values will 5 be expanded into the pixel values 01, 00, 00 and 01, respectively.

À pixel is generally represented by 2 bits so that a byte of pixel data having 8 pixel data bits or PDB7-PDB0, represents four pixels with the first pixel 10 represented by pixel data bits PDB0 and PDB1, the second pixel by PDB2 and PDB1, etc. The pixel data bit PDB6 will be referred to as the low bit of the first pixel with PDB7 as the high bit. Similarly, the second pixel has low and high bits PDB4 and PDB5, etc. 15

The functions shift, rotate, and flop can be thought of as operating on pixels as a whole rather than as individual bits. Accordingly, there is provided a shifter, rotator, and flopper for both of the two bits of data representing pixels. Thus, referring to FIG. 11C, there are 20 provided shifter circuits 320a and b, rotator circuits 322a and b, and flopper circuits 324a and b, for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) and the high bits (PDB7, PDB5, PDB3 and PDB1), respectively, of a byte of pixel data.

The expand function, as with all the other functions, may be bypassed. Accordingly, the expand decoder 290 has a 4-bit output line 326a for the low pixel data bits connected to inputs of a 2-to-1 multiplexer 328a and a four-bit output line 326b for the high pixel data bits 30 connected to inputs of a 2-to-1 multiplexer 328b. The other four inputs of the multiplexer 328a are connected to the low bits (D6, D4, D2 and D0) of the data bus 66a by a 4-bit input line 330a with the other 4 inputs of the multiplexer 328b connected to the high bits D7, D5, D3 35 and D1 by a line 330b.

The output of the function generator register 274 is connected by a 7 bit output line 332 to a latch 334 having a control input line for address bit  $\overline{A14}$  connected to the address bus 75 of the CPU. When address bit  $\overline{A14}$  is 40 low, the contents of the function generator register are gated through the latch 334. The output of the latch 334 corresponding to bit 3 of the function generator register is connected to the select inputs of the multiplexers 328a and 328b by a line 336. Thus, bit 3 of the function generator register controls the multiplexers 328a and 328b.

If bit 3 is a 0, for example, the multiplexer 328a will conduct the low bits of pixel data from the expand decoder 290 but if bit 3 is a 1, the multiplexer 328a will conduct the low bits of pixel data from the data bus 66a. 50 The multiplexer 328b operates in a similar manner for the high bits of pixel data. In this manner, the expand function may be bypassed by placing a 1 in bit 3 of the function generator register.

The output of the multiplexer 328a is connected to 55 the inputs of the shifter 320a and to the inputs of the rotator 322a with the output of the multiplexer 328b connected to the inputs of the shifter 320b and rotator 322b. As noted before, the shift and rotate functions are not performed at the same time. Bits 0 and 1 of the 60 function generator register 274 control the amount of shift, if any, performed by the shifters 320a and b. The outputs of latch 334 corresponding to the bits 0 and 1 are connected to the shifter 320a and 320b by a 2 bit line 338.

Bit 2 of the function generator register controls whether a rotate is performed and its corresponding latch output is connected to rotators 322a and 322b by

a line 340. The output of the shifter 320a and the rotator 322a are connected to the inputs of the flopper 324a with the output of rotator 322b and shifter 320b connected to the input of flopper 324b. The output of the latch 334 corresponding to bit 6 of the expand register 274 is connected to the floppers 324a and d by a line 342 and controls whether a flop function is performed.

24

The function generator register 274 is shown in FIG. 13 to comprise a 7-bit register having 7 inputs connected to the D6-D0 bits of the data bus 66a. (The logic design of each bit of the register 274 is also similar to the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The latch 334 comprises NOR gates 334a-g each having an input connected to the address bit line A14 and an input connected to an output of bits 6-0, respectively, of the function generator 274. The function generator register select line 218 is connected by a buffer 385, and by an inverter 346, to the function generator register 274.

The multiplexer 328b, rotator 322b, shifter 320b and flopper 324b for the high pixel data bits are constructed and operate in a manner similar to the multiplexer 328a, rotator 322a, shifter 320a and flopper 324a, for the low pixel data bits. Therefore, only those modifiers for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) will be described in detail. The high and low pixel data bits are modified at the same time and reassembled before being written to the display RAM.

The output of the NOR gate 334d (corresponding to bit 3 of the function generator register) is connected by line 336 to the select input A of the 4 units 328a0, 328a2, 328a4 and 328a6 of the multiplexer 328a. The line 336 is also connected to the select input B of each multiplexer unit by an inverter 348.

One such multiplexer unit, 328a0, is shown in greater detail in FIG. 20. The multiplexer unit 328a0 has an input 1A, connected to the unexpanded MDO bit of the data bus 66a and an input, 1B, connected to the bit ED0 of the expand data bus 326a. The ED0 input is connected to a D type flip-flop shown generally at 349 having outputs 4 and 5, by a transistor switch 350 having a gate connected to the line 336 (not shown). The MD0 input is connected to the D flip-flop 348 by a transistor switch 351 whose gate is connected to the line 336 through the inverter 348 (also not shown). Thus if the line 336 is logical 1 (which is controlled by bit 3 of the function generator register when the address bit A14 is a logical 0), the ED0 bit from the expander is conducted to the D flip-flop. The output of this D flipflop defines pixel data bit PDB0. The output of the eight flip-flops of the multiplexer 328a and b for the low and high pixel data bits, respectively, together define PDB7-PDB0. Thus if the line 336 is logical 1, the pixel data bits PDB7-PDB0 will be determined by expand bits ED7-ED0. But if the line 336 is a 0, the unexpanded bit from the data bus 66a is conducted to the D flip-flop and PDB0 is defined by MD0. In such a manner, bit 3 of the function generator register determines whether the expand function is utilized or whether the pixel data from the microcycle data bus is transferred directly. Each multiplexer unit of multiplexer 328a has an output line 352a-d, respectively, and carries the low pixel data bits PDB0, PDB2, PDB4 and PDB6, respectively.

The output line of each multiplexer unit is connected to the shifter for the low pixel data bits, indicated generally at 320a and the rotator for the low bits, indicated generally at 322a in FIG. 13. The shifter 320a comprises a programmed logic array (PLA) 321 having a plurality

of input lines selectively coupled to a plurality of output lines 368a-p by a plurality of pull-down transistors 350. The output lines 352a-d of the multiplexer 328a are four of the PLA input lines.

The shifter 320a further comprises a register 354a 5 having 4 bits 354a0, 354a2, 354a4 and 354a6 which are connected to the inputs 356a-d of the PLA 321, respectively, (with bit 354a0 shown in greater detail in FIG. 21.) The register 354a stores the 4 low bits of the last pixel data byte from the CPU to be written to the dis- 10 play RAM which may be the previous byte of the sequence of bytes (such as those shown in FIG. 6) to be shifted. The register 354a is also clocked by the signal SHIFT.

The NOR gate 344a (corresponding to bit 0 of the 15 function generator register) of the latch 334 is connected by a line 358 to another input of the PLA 321. The line 358 is also connected to an input 359 by an inverter 360. NOR gate 344b (corresponding to bit 1 of the function generator register) of latch 334 is con- 20 nected by a line 362 to an input of the PLA, with the line 362 also connected to an input 364 by an inverter 366. Bits 0 and 1 of the function generator register define the least and most significant bits of the shift amount performed by the shifter 320a. Each of the 25 values P0, P7, P6 and P5, respectively, after a shift output lines 368a-p is connected to the voltage source VDD by one of a plurality of pull-up transistors 370.

The actual amount of the shift performed by the shifter 320a is the complement of the bits contained within bits 0 and 1 of the function generator register 30 since the NOR gates 344a and b invert the outputs of bits 0 and 1 when the address bit A14 is low. Thus, if bits 0 and 1 have the value "11", this is complemented to the values "00" resulting in a shift of 0 pixel positions.

A shift of 1 position shown in FIG. 6 will be ex- 35 plained to illustrate the operation of the shifter 320a. If the bits 1 and 0 of the function generator register have the value "10", the complement of this is "01" indicating a shift of 1 pixel position. Thus, the line 358 will have the logic value of 1 with the line 362 at a logic 40 value 0. The lines 359 and 364 will, of course, be a logical 0 and 1, respectively. As seen by the placement of the pull-down transistors 350, a logical 1 on the line 358 and the line 364 results in all the output lines being pulled down to logical 0 except output lines 368c, 368g, 45 368k and 368o since these lines do not have a pull-down transistor coupled to either the input line 358 or 364. The output line 386c does have a pull-down transistor 350a coupled to the input line 352b which carries pixel data bit PDB2 from the multiplexer 328a. Thus the 50 logic state of the output line 368c is the complement of the logic state of the input line 352b (or PDB2) from the output of the multiplexer unit 328a2. The pixel data bit PDB0 output of the shifter corresponds to output lines 368a-d and the particular value of PDB0 depends upon 55 which of the lines 368a-d are selected by the input lines 358 and 362. Here, output line 368c was selected, therefore the pixel data bit PDB0 output of the shifter is defined by the PDB2 output of the multiplexer (but complemented). Since PDB0 is the low bit of the two 60 bits representing the first pixel of a byte of pixel data and PDB2 is the low bit of the two bits representing the second pixel, it is seen that the pixel data values outputted by the multiplexer have shifted one pixel position.

Output lines 368e-h of the shifter correspond to 65 PDB2 with output lines 368i-l and 368m-p corresponding to PDB4 and PDB6 respectively. The output line 368g is coupled by a pull-down transistor 350b to the

line 352c which carries the bit PDB4 from the multiplexer. Thus output line 368g (PDB2 of the shifter) has the complement of the logic state of PDB4 from the multiplexer. Output line 368k (PDB4) has the complement of the bit PDB6 from the multiplexer.

The output line 3680 of the shifter corresponding to PDB6 is coupled by a pull-down transistor 350d to the output bit 354a0 of the register 354a. Register 354a stores the low pixel data bits of the previous pixel data byte from the CPU to be written to memory. Bit 354a0 contains the pixel data bit PDB0 of the previous byte. Thus the logic state of the output line 3680 (PDB6) is the complement of the bit PDB0 of the previous byte to be written.

Thus, for example, if the output bits PDB6, PDB4, PDB2 and PDB0 of the multiplexer 328a are the low bits of the 8 bits representing the pixel values P7, P6, P5 and P4, respectively, of byte 1 of the sequence of bytes to be shifted shown in FIG. 6, and the output of the register 354a0 is the low bit of the 2 bits representing pixel vale P0 of the prior byte of the sequence, it is seen that the low pixel data bits PDB6, PDB4, PDB2 and PDB0 of byte 1 (together with the high pixel data bits PDB7, PDB5, PDB3 and PDB1) represent pixel data operation of 1 pixel position.

It is assumed that the first byte of pixel data of a sequence of bytes to be shifted is the first byte to be written to the display RAM after an output by the CPU to the function generator register. Accordingly, each bit of the register 354a has a reset input connected by a line 372 to the function generator register select line 218 such that the register 354a is reset to 0 with each output to the function generator register. Thus zeros are shifted into the first byte of a sequence as shown in FIG. 6. Each sequence is initialized by an output to the function generator register and therefore data should not be sent to the function generator register in the middle of the sequence.

The output pixel data of the shifter are in complemented from (whether shifted or not) and will be recomplemented by the flopper indicated generally at 324a. The NOR gate 344g has an input connected to the A14 address bit and an input connected to bit 6 of the function generator register 274 which determines whether the flop function is performed when  $\overline{A14}$  is low. The output of the NOR gate 344g is connected by a line 374 to the gates of four transistor switches 376a-d. The logic state of the input line 374 is inverted by an inverter 378 whose output is connected to the gates of transistor switches 380a-d of the flopper 324a. The output lines 368a-p of the shifter 320a are the input lines of the flopper 324a. The flopper 324a also comprises a programmed logic array having output lines 382a-h coupled to the input lines 368a-p by a plurality of pulldown transistors 384.

The output lines 382a and b are connected by the switches 376a and 380a, respectively, to a buffer 385 having an output line which is the flopper PDB0 output line 377a. (A typical buffer 385 logic circuit is shown in FIG. 22).Lines 382c and d are connected by switches 376b and 380b, respectively, to a buffer 385 having the flopper PDB2 output line 377b, with the lines 382e and f connected by switches 376c and 380c, respectively, to a buffer 385 having the flopper PDB4 output line 377c, and the output lines 302g and h connected by switches 376d and 380d, respectively, to a buffer 385 having the flopper PDB6 output line 377d. The input line 368c

(containing the complemented output pixel data bit PDB0 of the shifter when set for a shift of 1 pixel position) is coupled to the output line 382b by a pull-down transistor 384a and to the output line 382g by a pulldown transistor 384b wherein the logic state of the 5 complemented shifter output bit PDB0 is recomplemented and carried uncomplemented on the flopper output lines 382b and 382g. A logical 1 state on the input line 374 turns on the transistor switch 376d whereby the shifter output bit PDB0 is conducted to the flopper PDB6 output line 377d. Thus, the PDB0 output of the shifter 320a is flopped to the flopper 324a output bit PDB6 when the input line 374 is a logical 1. On the other hand, if the logic state of line 374 is 0, the output of the inverter 378 is a logical 1 which turns on the 15 transistor switch 380a which conducts the shifter PDB0 bit to the flopper PDB0 line 377a and is not flopped. Thus when the logic state of the input line 374 is 0, the output of the shifter is not flopped. The other inputs of the flopper 324a for the bits PDB2, PDB4 and PDB6 20 are handled in a similar manner.

As an example, if the byte of pixel data being written to the display RAM represents pixel values P7, P6, P5 and P4 as for the byte of original data of FIG. 6 and the shifter is set for zero shifts so that the shifter does not 25 shift the data, then the PDB6, PDB4, PDB2 and PDB0 output bits of the shifter 320a are the low bits of the bits representing pixel values P7, P6, P5 and P4, respectively, (but complemented). When bit 6 of the function generator register is a logical 0, the logic states of the 30 pixel data bits will be recomplemented and flopped so that the PDB6, PDB4, PDB2 and PDB0 output bits of the flopper 324a (together with the PDB7, PDB5, PDB3 and PDB1 output bits of the flopper 324b) represent the pixel data values P4, P5, P6 and P7 after the 35 flop operation as shown in FIG. 6.

The rotation function is performed on the low pixel data bits by a rotator indicated generally at 322a and comprises a programmed logic array 386 having 4 input lines connected to the register 354 PDB0, PDB2, PDB4 40 and PDB6 output lines 356a-d and 12 input lines connected to the 12 outputs of four 3-bit shift registers 388-391. The input of the first bit 388a of the shift register 388 is connected to the PDB0 input line 356a with the inputs of the first bits 389a-391a of register 389-391 45 connected to the PDB2, PDB4 and PDB6 lines 356b-d, respectively. (A typical bit circuit 388a of the bits of the shift registers 388-391 is shown in greater detail in FIG. 23).

The rotator is used to rotate a four by four pixel 50 image 90° in a clockwise direction. The four-by-four pixel image represented in FIG. 7A is shown with the individual pixel data bits PDB0-PDB7 of each of the four data bytes labeled. The rotator is initialized by an output to the function generator register and will reini- 55 tialize itself after every 8 writes to the display RAM. To perform a rotation, the following procedure is performed. The top byte or byte 0 of the unrotated image is written to a location in the display RAM. The next byte, byte 1 is written to the first location plus 40, byte 60 2 to the first location plus 80, and the last byte, byte 3 to the first location plus 120. These four locations correspond to 16 contiguous pixels since 40 bytes represent one line of pixels on the display screen. The process is then repeated with byte 0 rewritten to the first location, 65 byte 1 to the first location plus 40, byte 2 to the first location plus 80 and byte 3 to the first location plus 120. After these 8 writes, the data will appear in the display

RAM and (subsequently) the image on the screen rotated 90° from the original as shown in FIG. 7B.

The low 4-bit rotator 322a further comprises a 3-bit counter 394 for counting the 8 writes completed in a rotate sequence. (The logic circuitry of the bits 0-3 is shown in greater detail in FIG. 24 with bit 3 excluding that portion shown in phantom.) The counter 394 has a "clear" input, 2, connected to the function generator register select line 218 so that the counter is initialized to 0 with each output to the function generator register 274. A NOR gate 400 having a "DATEN" control signal input and an address bit A14 input is connected by series connected inverters 396 and 398 to the toggle input of the counter 394. The DATEN control signal is generated by a memory control circuit (FIG. 11F) of the data chip and is activated during memory write cycles. The NOR gate 400 has the input connected to the address bit  $\overline{A14}$  so that the counter is toggled only during memory write cycles in which the data written is to be modified by the function generator.

The output of the third bit (bit 2) of the counter 394 is connected to the input of a NOR gate 402 which also has an input connected to the output of the inverter 396. The output signal of the NOR gate 402, SHIFT is connected to the shift inputs of the shift registers 388-391 and clock inputs of register 354 (as well as flip-flop 280 of the expander). During the first four memory writes of a rotate sequence, the third bit of the counter 394 is 0 (since the counter counts from 000 to 011) therefore, the NOR gate 402 performs as an inverter wherein the DATEN signal from the inverter 396 generates a shift signal at the output of the NOR gate 402 with each of the first four writes to the display RAM of a rotate sequence. With the next or fifth write, however, the third bit of the counter 394 goes to a logical 1 which drives the output of the inverter 402 low for the last four memory writes of a rotate sequence. The SHIFT clock signal is activated with each write to the display RAM (except for the last four writes of a rotate operation) whether or not the rotate function is utilized in a write of data to the display RAM. Thus the SHIFT signal is also used to clock the Expand flip-flop 280 so that the flip-flop 280 toggles with each write opertion to the display RAM.

Each low bit of the first three bytes of a rotate sequence are shifted into the shift registers 388-391 of the low bit rotator 322a. Shift register 388 stores the pixel data bit PDB0 of pixels P0, P4 and P8 of the first three bytes, respectively, of the rotate sequence of FIG. 7A. Similarly, shift register 389 contains the low pixel data bit PDB2 of pixels P1, P5 and P9 after the first four memory writes of the rotate operation. The particular pixel data bits for each of the registers 388-391 are shown in FIG. 40.

The programmed logic array 386 of the rotator 322a further has inputs 404a-404c connected to the outputs of bits 388a-388c, respectively, of the shift register 388. The output of bits 389a-c of the shift register 389 are connected to the input lines 406a-c with the output of bits 390a-c and 391a-c of the shift registers 390 and 391 connected to the input lines 408a-c and 410a-c, respectively. The input lines 356a-d from the register 354 are coupled to output lines 412a-d, respectively, by four pull-down transistors 414. The output lines 412a-d are connected by four transistor switches 416a-d to the voltage source VDD by a pull-up transistor 418 and also to a common output line 420 which carries the pixel

data bit PDB6 output of the rotator in complemented form.

The input lines 404a, 406a, 408a and 410a (from the LSB of the shift registers 388-391) are coupled to output lines 422a-d, respectively, by four pull-down transistors 424. The output lines 422a-d are connected by four transistors switches 426a-d, respectively, to a common output line 428 and to voltage source VDD by a pull-up transistor 430. The output line 428 carries the pixel data bit PDB4 output of the rotator in complemented form. The input lines 404b, 406b, 408b and 410b and input lines 404c, 406c, 408c and 410c are coupled to output lines 432a-d and output lines 434a-d, respectively, by pull-down transistors 436 and 438 respectively.

The output lines 432a-d are connected by four transistor switches 440a-d to a common output line 422 (for pixel data output bit PDB2) and to the voltage VDD by a pull-up transistor 444. The output lines 434a-d are connected by four transistor switches 446a-d to a common output line 448 (for pixel data output bit PDB0) and to voltage source VDD by a pull-up transistor 450.

The rotator 322a has a second programmed logic array 452 having four output lines 454-457 which controls the transistor switches 416, 426, 440 and 446. The 25 output line 457 is connected to the gates of the transistor switches 416a, 426a, 440a and 446a with the output line 456 connected to the gates of the transistor switches 416b, 426b, 440b and 446b, etc.

The program logic array 452 has an input line 460 30 connected to the output  $\overline{Q}$  of the third bit of the counter 394. The input line 460 is coupled to each of the output lines 454-457 by four pull-down transistors 462. Thus, when the third bit of the counter 394 is a logical 0 (i.e., during the first four writes to the display RAM of the 35 rotate sequence) the output  $\overline{Q}$  of the third bit is a logical 1 which pulls down the four output lines 454-457 of the PLA 452 which turns off the transistor switches 416a-d, 422a-d, etc. These switches are turned off since during the first four writes, the four shift registers 388-391 are 40 being loaded with the proper pixel data bits of the first four writes. The PLA 452 has an input line 463 connected by an inverter 464 to the output of the NOR gate 344c of the latch 344. The input line 463 is coupled to the output lines 454-457 by four pull-down transistors 45 466, respectively. If bit 3 of the function generator register 274 is a logical 1, the logic state at the input line 463 will also be a logical 1 which pulls down the output lines 454-457 to a logical 0 turning off the transistor switches 416a-d, 426a-d, etc. of the programmed logic 50 array 386. The rotate function may be bypassed in this manner.

The PLA 452 has inputs 468 and 470 connected to the Q outputs first and second bits, respectively, of the three-bit counter 394. The input line 468 is connected to 55 a second input line 469 by an inverter 472. The input line 470 is connected to still another input line 471 by an inverter 474. The input lines 468-471 are coupled to the output lines 454-457 by a plurality of pull-down transistors 476 such that as the counter 394 counts from 4 (100 60 Binary or B) to 7 (111 B) the output lines 454-457 are successively activated. Thus, when bits 1 and 2 of counter 394 are both 0, the output line 454 is enabled and with bits 1 and 0 equal to 01, respectively, output line 455 is enabled, etc.

As noted before, during the first writes of the rotate sequence, the shift registers 388-391 are loaded with their respective bits of the first three bytes of the rotate

sequence of data with the last byte being stored in register 384. This corresponds to counts 0-3 of the counter 394. For counts 4-7 data is no longer shifted into the registers while the CPU re-transmits the four pixel data bytes of the sequence to be rotated. At count (100 B) in which byte 0 is transmitted, the output line 454 is enabled which turns on the transistor switches 416d, 426d, 440d and 446d.

Since output line 412d is coupled to input line 456d from register 384, pixel data bit PDB6 of the previous (and last) data byte of the sequence (i.e., byte 3), appears on the output line 420 (PDB6) of the rotator in complemented form. The pixel data bit PDB6 of byte 3 of the sequence is the lower bit of the pixel value represented by P15. The lower pixel data bit representing the pixel data value P11 stored in the 391a bit of the shift register 391 connected by the input line 410a is complemented by a pull-down transistor 424 and conducted by the transistor switch 426d to the PDB4 output line 428 of the rotator 322a. In a similar manner, the low pixel data bits representing pixel data values P7 and P3 stored in the shift register 391 appear on the rotator 322a pixel data outputs PDB2 and PDB0, respectively, since the transistor switches 440d and 446d, respectively, are turned on. Thus, although the CPU transmits byte 0 at count 100 B, the byte representing pixel data values P15, P11, P7 and P3 is actually written to the display RAM at the first location as shown in FIG. 7B.

On the next write to the display RAM, the count of the counter 394 changes to 101 B wherein the PLA 452 in turn causes the transistor switches 416b, 426b, 440b and 446b to turn on. The low pixel data bit representing pixel data value P14 carried by input line 356c from the register 354 appears in complemented form on the rotator 322a output PDB6 line 420. Also, the low pixel data bits representing pixel data values P10. P6 and P2 stored in the register 390 appear in complemented form on the rotator 322a PDB4, PDB2 and PDB0 output lines 428, 442 and 448, respectively, and are stored in the first memory location plus 40, as indicated in FIG. 7B. After the last two writes, the low pixel data bits (as well as the high pixel data bits from the rotator 322d) representing the pixel data values will appear in the display RAM as shown in FIG. 7B. The flopper 324a recomplements the pixel data bits from the rotator 322a so that the pixel data bits are stored in uncomplemented form in the display RAM.

Thus, the pixel data that will be written to the display RAM is transmitted by the CPU in the first four "writes" to the display RAM of the four bytes of the rotate sequence and is latched up in the registers 388-391 and 354. The rotate sequence is then re-transmitted (but any data could actually be sent) to the same four addresses of the display RAM with the pixel data latched up in the registers 354 and 388-391 actually being written to those four display RAM addresses represented in FIG. 7B. The rotator, shifter and flopper circuits for the high pixel data bits (PDB7, PDB5, PDB3 and PDB1) are indicated generally at 322b, 320b and 324b, respectively, in FIG. 13. The modifications to the high pixel data bits PDB7, PDB5, PDB3 and PDB1 are performed by the rotator 322b, the shifter 320b and the flopper 324b simultaneously with the modifications performed on the low pixel data bits. Each pixel data value, represented by a high and a low pixel data bit, can be shifted, flopped, or rotated as shown in FIGS. 6 and 7a and b.

32 tively coupled by a plurality of pull-down transistors 516 to the lines 500, 502, 508, 377a, 494a, 494, 484b, and 496. The lines 514a-e are connected to a NOR gate 516 having an output connected to an inverter 518 which has an output 492a (of lines 492 FIG. 11C).

The OR and exclusive-OR functions are performed by an OR/exclusive-OR circuit 480 shown in FIG. 11C to have a four bit input line 482a connected to the output of the low pixel data bit flopper 324a and a four bit input line 482b connected to the output of the high pixel 5 data bit flopper 324b. The OR/exclusive-OR circuit 480 has two further inputs connected by a two-bit input line 484 to the latch 334 which latches the complement of bits 4 and 5 of the function generator register 274 when the address bit A14 is low. These bits determine 10 whether or not the OR or exclusive-OR functions, respectively, are performed.

To illustrate the operation of the unit 480a, it will be assumed that bits 4 and 5 of the function generator register have the values 0 and 1, respectively, which indicates an OR function is to be performed. When bit 4 is a logical 0, line 484a is a logical 1 which pulls-down the lines 514a, 514b and 514d to a logical 0. The PDB0 bit from the flopper carried on the line 377a is inverted by the inverter 500 and recomplemented by the pulldown transistor 516a so that line 514c carries the PDB0 bit from the flopper in the uncomplemented form. The PDB0 bit from the display RAM is complemented by the inverter 510 and recomplemented by the pull-down transistor 516b so that the line 514e carries the PDB0 bit from the display RAM in the uncomplemented form. Thus, if either the line 514c or line 514e is a logical 1, the output of the NOR gate 516 will be a logical 0 which is inverted by the inverter 518 to a logical 1 on line 492a. However, if both the lines 514c and e are logical 0, the output of the NOR gate 516 is a logical 1 and the output of the inverter 518 is a logical 0. Thus, the logical OR function is performed on the PDB0 bits from the display RAM and from the CPU transmitted through the flop-

These functions can be thought of as operating on a byte of pixel data as 8 bits rather than as 4 pixels. When the OR function is used in writing data to the display 15 RAM, the input to the OR/exclusive-OR circuit is ORed with the contents of the display RAM location being accessed by the addressed chip. Accordingly, the OR/exclusive-OR circuit 480 has 8 inputs connected by an 8-bit input line 486 to a tri-state buffer 488 which is 20 connected to an 8-bit memory data bus 490 from the display RAM which carries the memory data bits MD0-MD7.

> To perform an exclusive-OR function, bits 4 and 5 of the function generator register are set to 1 and 0, respectively. The input line 494 then is a logical 1 which pulls the lines 514c and 514e to a logical 0. Also, the line 484b is a logical 1 which pulls the line 514d in addition to a logical 0. The line 377a which carries the PDB0 bit from the CPU (transmitted through the flopper 324a) is coupled to the line 514b by a pull-down transistor 516c. The line 508 which carries the complemented PDB0 bit from the display RAM is coupled to the line 514b by a pull-down transistor 516d. Thus, if the PDB0 bit from the CPU is a logical 0 and the complemented PDB0 bit from the display RAM is a logical 0 (i.e., the PDB0 bit from the display RAM is a logical 1) the logic state of the line 514b will be a logical 1 resulting in the output of the NOR gate 516 being a logical 0 and the output line 492a of the OR/exclusive-OR unit 480a being a logical 1. Otherwise, the logic state of the 514b line is a logical 0 and the logic state of the output line 492a depends upon the logic state of the line 514a.

Pixel data that was stored in the display RAM which is to be used in an OR or exclusive-OR operation, is 25 latched up in the OR/exclusive-OR circuit 480. The OR/exclusive-OR circuit 480 has an 8-bit output line 492 connected to the tri-state buffer 488 on which the resultant pixel data is carried to be stored at the display RAM location from which the pixel data was accessed. 30

> The line 502 which carries the complemented PDB0 bit from the CPU is coupled to the line 514a by a pulldown transistor 516e. The line 506 which carries the PDB0 bit from the display RAM is coupled to the line 514a by a pull-down transistor 516f. Thus, if the complemented PDB0 bit from the CPU is a logical 0 (i.e., the PDB0 bit from the CPU is a logical 1) and the PDB0 bit from the display RAM is a logical 0, the logic state of the line 514a will be a logical 1 causing the output of the NOR gate 516 to be a logical 0 and the output of the OR/exclusive-OR unit 480a at the output line 492a to be a logical 1

The OR/exclusive-OR circuit 480 is shown in greater detail in FIG. 13 and comprises 8 units 480a-h. Each OR/exclusive-OR unit can perform an OR or exclusive-OR (as determined by bits 4 and 5 of the function generator register 274) on a pixel data bit from the flopper 35 and from the display RAM and can store the resultant pixel data bit in the display RAM.

> If both the PDB0 bit from the display RAM and from the CPU are both 0 or alternatively are both 1, the logic state of both lines 514a and b will be a logical 0 causing the output of the NOR gate 516 to be a logical 1 and the output line 492a of the OR/exclusive-OR unit 480a to be a logical 0. Thus, the exclusive-OR function may be performed on the PDB0 bits from the display RAM and the CPU.

A typical unit 480a is shown in greater detail in FIG. 25. The unit 480a has an input connected to the output

line 377a (which is one of the input lines 482a in FIG. 40 11C) which carries the pixel data bit PDB0 output of the flopper 324a and an input 486a which carries the pixel data bit PDB0 from the display RAM. The unit has an input 484a connected to the output of the NOR gate 344e of the latch 334 associated with bit 4 of the 45 function generator register 274. Bit 4 determines whether or not the OR function is performed. The input line 484a is also connected to an inverter (not shown) having an output connected to an input 494. The unit has an input 484b connected to the output of the NOR 50 gate 344f associated with bit 5 of the expand register which controls whether or not the exclusive-OR function is performed. The input line 384b is also connected to an input line 496 by an inverter 498.

The input line 377a (the PDB0 bit from the flopper) is 55 connected by an inverter 500 which is connected to a line 502. The input line 486a (for the PDB0 bit from the display RAM) is connected to a latch indicated generally at 504 which latches up the pixel data bit from the display RAM until the pixel data bit from the flopper 60 arrives for the OR or exclusive-OR function. The latch 504 has an output line 506 which is connected to a line 508 by an inverter 510.

The unit 480a further comprises a programmed logic array indicated generally at 512 which performs either 65 the OR function or exclusive-OR function (or neither) as determined by bits 4 and 5 of the function generator register. The PLA 512 has output lines 514a-e selecIn a similar manner, a logical OR or exclusive-OR function can be performed on the PDB1-PDB7 bits from the CPU and the display RAM by the units 480b-h shown in FIG. 13. The output line 492 of each OR/exclusive-OR unit 480a-h is connected to the tri-state 5 buffer indicated generally at 488 which is in turn connected to the memory data bus 490. The tri-state buffer 488 has 8 units 488a-h.

A typical tri-state buffer unit 488a is shown in greater detail in FIG. 26. The unit 488a has an input/output line 10 522 connected to the MD0 bit of the memory data bus 490. The tri-state buffer unit 488a also has an output line 524, and an input line 526 connected to the DATEN control signal. When the DATEN control signal is low, the logic state of the output line 522 is the same as the data bit carried on the input line 492a from the OR/exclusive-OR unit 480a. In this manner, the pixel data outputted from the OR/exclusive-OR unit may be transmitted to the display RAM at an address supplied through the address chip.

The CPU may read an intercept register 528 (FIG. 11C) having address 8H to determine if an intercept occurred during a write to the display RAM in which the OR or exclusive-OR function is utilized. An "intercept" is defined as the writing of a non-zero pixel data value at a location in the display RAM that previously contained a non-zero pixel data value. The intercept register 528 has an input connected to the 4-bit output line 482b of the flopper 324b and an input connected to  $_{30}$ the 4 bit output line 482a of the flopper 324a by which the pixel data bits from the CPU may be inputted. The intercept register 528 also has an 8-bit input line 530 connected to the OR/exclusive-OR circuit 480 by an 8-bit line 530. The output of the intercept register 528 is  $_{35}$ connected by an 8-bit output line 532 to the input of a 2-to-1 multiplexer 534.

The intercept register 528, shown in greater detail in FIG. 13, comprises 8 units 528a-h. A 1 in a particular intercept register unit means that an intercept has occurred. Since a pixel is represented by 2 bits of data, a byte of pixel data represents 4 pixels and thus has 4 pixel positions. Intercept register units 528a-d indicate whether an intercept has occurred in any of the 4 pixel positions in the last write to the display RAM in which the OR or exclusive-OR functions were utilized. The unit 528a indicates whether an intercept has occurred in the first pixel position with the unit 528b indicating whether an intercept has occurred in a second pixel position, etc.

The unit 528a, typical of the units 528a-d, is shown in greater detail in FIG. 27. The unit 528a comprises a NOR gate 536 having an input 538 (connected to one of the lines 482a, FIG. 11C) for the PDB0 pixel data bit and an input 540 (connected to one of the lines 482b, 55 FIG. 11C) for the PDB1 pixel data bit from the CPU. PDB0 and PDB1 represent a pixel that is being ORed or exclusive-ORed with pixel data contained in the display RAM. The unit 528a further comprises a NOR gate 542 having an input 530a for the PDB0 bit from the display RAM latched up in the unit 480a of the OR/exclusive-OR circuit 480 and an input 530b for the PDB1 pixel data bit from the display RAM latched in the unit 480b of the OR/exclusive-OR circuit.

The output of the NOR gate 536 and the NOR gate 65 542 are connected to NOR gate 548 having an output line 550. Line 550 is connected by a transistor switch 552 to an inverter 554 having an output line 556.

If the pixel transmitted from the CPU via the flopper 524a and b and represented by pixel data bits PDB0 and PDB1 is a non-zero pixel, that is, the logic state of the lines 538 or 540 is a logical 1, then the output of the NOR gate 536 is a logical 0. Similarly, if the pixel from the display memory latched up in the OR/exclusive-OR unit is a non-zero pixel, the output of the NOR gate 542 is a logical 0. If the output of both NOR gates 536 and 542 is a logical 0 (i.e., an intercept has occurred in the OR or exclusive-OR operation) the output of the NOR gate 538 is a logical 1 at the line 550. The other intercept register units 528b-d operate in a similar manner to indicate whether an intercept has occurred in the other 3 pixel positions.

The intercept register units 528e-h give the intercept information for all OR and exclusive-OR writes since the last read or input from the intercept register 528 by the CPU. An input from the intercept register resets the outputs of these units. Thus, each of the 4 intercept register units 528e-h is set to 1 if an intercept occurs in the corresponding pixel position and will not be reset until the next intercept register input.

The unit 528e, typical of the units 528e-h, is shown in FIG. 28 to have an input 558 which is connected to the output 550 of the unit 528a. The input 558 is connected to the input of an AND gate 560 which has another input 562 for a clock signal. The output of the AND gate 560 is connected to the input "S" of an SR flip-flop indicated generally at 564 and having an output line 566 (which is one of the lines 532 of FIG. 11C). The SR flip-flop 564 has a reset input "R" line 568 connected to input 2.

If an intercept occurs in the first pixel position, the input line 558 will assume a logical 1 state since it is connected to the output of the intercept register unit 528a. When the clock signal on line 562 is a logical 1 the flip-flop 564 will be set. The flip-flop will remain set even though subsequent OR or exclusive-OR operations do not result in an intercept in the first pixel position. The unit 528e will remain set until the flip-flop is reset when the data is input from the intercept register 528. The intercept register select line 222 is connected to a delay indicated at 569 (FIG. 13) whose output is connected to the reset input '2' of each unit 528e-h.

Referring back to FIG. 11C, the output of the intercept register 528 is connected by the 8-bit output line 532 to the multiplexer 534. The 8-bit line 532 comprises the output lines 556 from the intercept register units 528a-d and the output lines 566 from the intercept register units 528e-h (FIG. 13). The multiplexer 534 has a select input connected to the select line 222 from the address decoder 214 (FIG. 11B) so that when the line 222 is enabled (corresponding to address 8H) the input lines from the intercept register 528 are selected. The multiplexer further has inputs connected to outputs of the OR/exclusive-OR circuit 480 by an 8 bit line 570. The OR/exclusive-OR circuit latches up data as it is read from the display RAM which may be data other than pixel data for OR or exclusive-OR operations such as instructions to be executed from the display RAM which are to be transmitted to the CPU.

The output of the multiplexer 534 is connected to the tri-state buffer 273. [As seen in FIG. 25, the line 570a of the input line 570 (FIG. 11C) is connected to the line 506 of each unit of the OR/exclusive-OR unit by the inverter 510].

The multiplexer 534 is shown to comprise 8 units 534a-h in FIG. 13. Each unit selects either a bit of data

from the intercept register 528 or a bit of data from the display RAM latched up in the OR/exclusive-OR circuit 480 depending upon the logic state of input select signals.

A typical multiplexer unit 534a is shown in FIG. 29 to comprise an AND gate 572 having an input 532a (one of the 8 bit input lines indicated as 532 in FIG. 11C) connected to the complemented output of the intercept register unit 528a at line 556 (FIG. 27) and a select input 576 connected to the intercept registers select line 222. 10 An AND gate 578 has an input 570a (which is one of the input lines indicated as 570 in FIG. 11C) connecting the complemented latch output of exclusive-OR unit 480h and a select input 582. The outputs of the AND gate 572 and 578 are connected to a NOR gate 584 having an 15 output line 588a which is the output line of the unit 534a (and is one of the 8 lines indicated at 588 in FIG. 11C connecting the multiplexer 534 to the tri-state buffer 273).

If the select signal line 582 is a logical 0, then the 20 output of the AND gate 578 is a logical 0. And, if the intercept register select line 222 is a logical 1, then the input line 576 is also a logical 1 and the output of the AND gate 572 will be the same as the logic state of the input line 532a carrying the complemented data bit 25 from the intercept register. The NOR gate 584 will then recomplement the data. Since the data from the intercept register is in complemented form, the data appearing on the output line 588 will be uncomplemented. Conversely, if the intercept register select line 221 is a 30 logical 0 and the select input 582 is a logical 1, then the complemented data from the display RAM latched up in the OR/exclusive-OR circuit 480 will appear in uncomplemented form on the output line 588. The data on the output line 588 will be transmitted to the CPU via 35 the microcycle data bus 66.

The select line 582 is shown in FIG. 13 to be connected to a line 583 which carries the select signal MENB1 which generated by the logic elements indicated generally at 585. The inputs to the elements 585 40 include the CPU control signal  $\overline{M1}$ .

The Z-80 CPU requires instruction data to arrive in an M1 cycle (instruction fetch) at a different time than data during non-M1 cycles. The data latched up in the OR/exclusive-OR circuit may be instructions that were stored in a scratchpad portion of the display RAM. The elements 585 which generate MENB1 which loads the instruction onto the microcycle data bus 66 (via the output lines 588 and tri-state buffer 273), insert a delay so that the instructions arrive at the CPU at the proper 50 time.

It should be noted that non-M1 cycle data from the RAM may be transferred directly from the memory data bus 490 to the microcycle data bus 66 via tri-state buffer 273 on the clock signal ZIP. ZIP is a function (as 55 is MENB1) of the CPU control signals MREQ, RD and some address bits (so that it can be determined that RAM is being accessed) and is generated by the logic elements indicated generally at 589 and 591 which include a latch 593 (FIG. 13 with each bit of the latch 60 logically similar to that shown in FIG. 15) for the address bits.

Briefly summarizing the operation of the function generator of the data chip, the CPU can update the pixel data stored in the display RAM by transferring pixel 65 data from the ROMs to the display RAM at addresses sent to the display RAM via the address chip. However, numerous modifications to this pixel data can be per-

formed by the function generator before the pixel data is stored in the display RAM. Thus, depending upon the data sent to the function generator registor 274, the pixel data may be expanded, shifted or rotated, flopped, and exclusive-ORed or ORed with the data already stored in the memory location being addressed.

Referring back briefly to FIG. 2, the display RAM 42 has stored therewithin, pixel data representative of the pixels of a picture displayed on the screen of the TV 28. Each pixel is represented by two bits of data which select a color register which defines the color and intensity of the associated pixel. An additinal function of the video processor 52 is to sequentially read the pixel data stored in the display RAM 42, decode the pixel data into color and intensity data signals, convert these signals to analog signals, and supply the signals to the RF modulator 58 which converts the signals to a form suitable for the TV set 28. The address chip 56 sequentially reads the pixel data from the display RAM 42 synchronously with the raster scan of the TV 28 which will be more fully described later.

Each byte of pixel data read is conducted on the memory data bus 490 (FIG. 11C) to the tri-state buffer 488. The 8-bit output line 486 of the buffer 488 is connected to an 8-bit line 590 which divides into two 4-bit lines 592a and 592b. The line 592a is connected to a 4-bit shift register 594 with the line 592b connected to a 4-bit shift register 595. The shift register 594 stores the low pixel data bits PDB0, PDB2, PDB4 and PDB6 and shift register 595 stores the high pixel data bits PDB1, PDB3, PDB5 and PDB7, of the 4 pixels represented by a byte of pixel data read from the display RAM. The output of the shift registers 594 and 595 are connected by lines 596a and 596b, respectively, to the inputs of a multiplexer 598.

The multiplexer 598 has inputs "SERIAL 1" and "SERIAL 0" and two inputs from a background color register 600. The multiplexer 598 has 2 select inputs 602 and 604 to output 2 pixel data bits from either the shift registers 594 and 595 or the SERIAL 0 and SERIAL 1 inputs, or the background color register 600. The multiplexer 598 will operate to select pixel data bits from the background color register 600 when the pixels to be displayed on the display screen are located in the background area indicated at 608 (FIG. 5) of the display screen. The multiplexer 598 will select the pixel data bits from the shift register 594 and 595 (low resolution mode) when the pixels being displayed are located in the area indicated at 610 of the display screen (FIG. 5). Pixel data bits SERIAL 1 and SERIAL 0 will be selected for the area 610 when the video processor is operated in the high resolution mode.

The inter-connection of the shift registers 594 and 595 within the data chip is shown in FIG. 13. Each bit of the shift registers 594a-d and 595a-d has an input P connected to the tri-state buffer 488 by a buffer indicated at 611. (The buffers 611 are logically similar to that shown in FIG. 18). Also each bit has clock inputs C and C, a load input L, and an input D from the previous register bit (except bits 594a and 595a which have their D input grounded) and an output Q to the succeeding register bit. The shift register 594 latches up the low pixel data bits of the 4 pixels represented by a byte of pixel data read from the display RAM and the shift register 594b latches up the high pixel data bits. Thus, register bits 594a-d latch up pixel data bits PDB0, PDB2, PDB4 and PDB6

The output of the register bit 594d is connected by the line 596a to the multiplexer 598. The data stored in the shirt register 594 is shifted one bit position upon the activation of the clock signals such that pixel data bit PDB0 is shifted to the register bit 594b, pixel data bit PDB2 is shifted to the register bit 594c, pixel data bit PDB4 is shifted to the register bit 594d and PDB6 is shifted to the multiplexer 598. The high pixel data bits are loaded and shifted in the shift register 595 at the same time as the low pixel data bits in a similar manner. 10 (A typical shift register bit is shown in greater detail in FIG. 30).

The clock signals for the clock inputs C and  $\overline{C}$  of the shift registers are PXCLK and  $\overline{PXCLK}$  which are the outputs of the buffer shown at 621 in FIG. 13. The input 15 signal of the buffer 621 is a clock signal PX which is generated by the clock generator in FIG. 11D. PX occurs synchronously with the display of the pixels on the display screen. The generation of the clock signal PX will be described more fully later.

The load signal for loading pixel data into the shift registers 594 and 595 occurs once every four PX pulses since a byte of data from the display RAM represents four pixels. The generation of the load signal will also be more fully described later.

The multiplexer 598 is shown in FIG. 13 to have the input lines 596a and b from the shift registers 594 and 595, the input lines 608 and 610 for the SERIAL 0 and SERIAL 1 pixel data bits and the input lines 612 and 614 from the background color register 600 selectively 30 area. coupled by pull-down transistors 616 to transistor switches 618. The output of the transistor switches 618 are selectively coupled to the output lines 620 and 622 by the two buffers 385. (A typical buffer 385 is shown in FIG. 22.) The output lines 620 and 622 carry the pixel 35 data bits "Z" and "Y", respectively, which (together with the left/right bit) select a color register. The gates of the transistor switches 618 are selectively coupled to the outputs of a plurality of logic gates 623. The inputs of the logic elements 623 are selectively coupled to the 40 input line 604 so that when the logic state of the line 604 is a logical 0, the pixel data bits from the background color register are conducted to the output lines 620 and 622. The logic elements 623 are also selectively coupled to the input line 602 from the low/high resolution mode 45 flip-flop 606 (FIG. 13) such that when the logic state of the line 602 is a logical 0 (and the logic state of the input line 604 is a logical 1) the pixel data bits on the input lines 596a and b from the shift registers are conducted to the output lines 620 and 622. Otherwise, the pixel data 50 bits SERIAL 0 and SERIAL 1 are conducted to the output lines 620 and 622 when the logic state of the input line 602 is a logical 1.

Referring back to FIG. 11C, the background color register 600 is a 2 bit register having inputs connected to 55 the data bus 66a by a 2-bit line 624. The 2 bits stored therewithin (together with the left/right bit) identify one of the 8 color registers which determines the color and intensity of the background area indicated as area 608 in FIG. 5. The background color register 600 has 60 the address 9H which activates the register select line 220 by which these 2 bits may be changed. (The circuitry of the storage unit for each bit of the background color registers is logically similar to that shown for the latch in FIG. 15).

In order to determine when the multiplexer 604 should select the pixel data bits from the background color registers 600, the data chip further comprises a

vertical position counter 626 and a horizontal position counter 628 shown in FIG. 11B. The vertical position counter 626 counts the number of lines of pixels as they are displayed in a raster scan. A "HORIZONTAL DRIVE" signal occurs with each line of pixels displayed. A "VERTICAL DRIVE" signal occurs once every field. Both the HORIZONTAL DRIVE and VERTICAL DRIVE signals are generated in another portion of the data chip circuitry to be discussed later. The vertical position counter 626 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals and counts each HORIZONTAL DRIVE signal (corresponding to a line of pixels displayed) and resets with each VERTICAL DRIVE signal. There is further provided a vertical "blank" register 630 having an 8-bit input line 632 connected to the data bus 66a. The vertical blank register 630 has address AH and contains the line number at which the background color (indicated by the background color register 600) will be displayed to the bottom of the screen. Through inputting this vertical line number to the vertical blank register 630, the bottom border line 634 (FIG. 5) may be set.

The vertical position counter 626 continues counting even after the raster scan has reset to the top of the screen. Hence the pixels at the top of the screen will continue to be defined by the background register. When the counter 626 reaches 162, it will reset which causes the next line of pixels to be defined by the display RAM and defines the top border of the background

The vertical blank register 630 further allows display RAM that would normally be utilized to store pixel data for the area 610 to be used for scratch pad memory. Thus, if the vertical blank register is set to 0, the entire display RAM can be used for scratch pad. In the low resolution embodiment, the register should be set to 101 or less in bits 1-7; in the high resolution system it should be set to 203 or less in bits 0-7.

The line number contained within the vertical blank register 630 is compared to the current line number indicated by the vertical position counter 626 by a "less-than-compare" 634 having inputs connected by lines 636 to the output and complemented output of each bit of the vertical blank register 630 and also has inputs connected to the output and complement of the output of each bit of the vertical position counter 626 by the lines 638. The output of the less-than-compare 634 goes to a logical 0 when the vertical position counter 626 reaches the number contained within the vertical blank register 630. The output of the less-than-compare is connected by a line 640 to a decoder 642. The decoder 642 further has inputs selectively coupled by a line 644 to the output and complemented output of the bits of the horizontal position counter 628.

The horizontal position counter 628 counts the pixel positions of a line as the pixels are being displayed. The horizontal position counter 628 has an input for the clock signal Φ which changes synchronously with the scanning of the pixel positions of the raster scan. The 60 horizontal position counter 628 has an additional input for the HORIZONTAL DRIVE signal and resets utilizing the HORIZONTAL DRIVE signal. The decoder 642 has set and reset lines 646 connected to the inputs of a flip-flop 648. The flip-flop 648 has an output 65 line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The decoder 642 decodes the output from the horizontal position counter 628 such that the flip-flop 648 is

output of a NOR gate 667 whose output is the load signal for the shift registers 594 and 595. The other input of the NOR gate 667 is connected to the clock signal  $\Phi$ 2. Since the counter 28 is clocked by the clock signals  $\Phi 1$  and  $\Phi 2$  which have half the frequency of PX, the output of bit 658a has one fourth the frequency of PX.

40

Therefore, a load signal will occur for every four PX pulses, or for every four pixels displayed.

set when the horizontal position counter reaches a first number which defines the left margin of the background area. The output of the flip-flop 648 when set, causes the multiplexer 598 to switch from background color register 600 to either the shift register 594 and 595 5 or the SERIAL 0 to SERIAL 1 inputs. When the horizontal position counter 628 reaches a preset second number (corresponding to a second position in each line of pixels on the display screen and defining the right margin) the decoder 642 resets the flip-flop 648 causing 10 the multiplexer 598 to switch back to the background color register 600 such that the pixels being displayed on the screen are then defined by the background color register 600.

In this manner, the pixel data defining the pixels of 15 each horizontal line may be drawn from first the background color register then from the shift registers which shift data from the display RAM and then back to the background color register as shown in FIG. 5. When the vertical position counter 626 reaches the line 20 number stored in the vertical blank register 636, the less-than-compare 634 inhibits the decoder 642 from setting the flip-flop 648 for the remaining lines of the frame. Since the flip-flop 648 is not reset, the multiplexer 598 (FIG. 11C) will not switch from the back- 25 ground color register so that the remaining pixels to be displayed will be defined by the pixel data bits stored within the background color register 600. Since the vertical position counter does not reset until after the top background area has been scanned, these pixels will 30 also be defined by the background register.

FIG. 13 details the interconnection of the vertical position counter 626 within the data chip and shows the counter 626 to comprise a 9 bit counter. (The logic circuitry of the least significant bit 626a is shown in 35 FIG. 24). Logic circuitry typical of the bits 626b-h is similar to that shown in FIG. 24 with the addition of the elements shown in phantom. Logic circuitry typical of the 626i is similar to that for bits 626b-h excluding the NOR gate 650.

The vertical blank register 630 is shown in FIG. 13 to comprise an 8-bit register (with the logic circuitry of each bit similar to that shown in FIG. 15.) The logic circuitry of the less-than-compare 634 is indicated generally at 634 and comprises a plurality of NOR gates 652 45 and a PLA comprising pull-down transistors 654 and pull-up transistors 656 selectively coupled to the vertical blank register 630, vertical position counter 626, and output line 640 connected to the decoder indicated generally as 642.

The horizontal position counter indicated generally at 628 comprises an 8-bit latch 658a-h and a plurality of pull-down transistors 660 and a plurality of pull-up transistors 662. (The logic circuitry of the least significant bit 658a of the binary counter 628 is shown in 55 greater detail in FIG. 31 with the logic circuitry of bit 658b, typical of bits 658b-h, shown in greater detail in FIG. 32.) The horizontal position counter 628 is connected by 10 output lines indicated generally at 644 to the decoder 642 which comprises a plurality of pull- 60 from the background color register. These two bits, down transistors 664 and pull-up transistors 666. The decoder 642 has additional inputs "PX" and Φ2 clock signals. The set and reset output lines 646 are connected to the inputs of the flip-flop indicated generally at 648. Flip-flop 648 has an output line 604 which is connected 65 the screen associated with the pixel data bits. The intento a select input of the multiplexer 598 (FIG. 11C).

The  $\overline{Q}$  output of the least significant bit 658a of the horizontal position counter 628 is connected to the

The output of 6 bits of the horizontal position counter 628 is shown in FIG. 11B to be connected by line 668 to the inputs of a "compare" circuit 670. The other inputs of the compare 670 are connected to the output of a 6 bit horizontal color boundary register 672 by the line 674. The horizontal color boundary register 672 has inputs connected to the data bus 66a by the line 676. The output of the compare 670 is connected to a flip-flop 678 by a line 680 with the flip-flop 678 having an output 682 which carries the "left/right" bit.

The horizontal color boundary register 672 defines the horizontal position of the imaginery vertical line 64 on the screen 32 of FIG. 5. As noted before, for pixel positions associated with a byte of pixel data to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to one. The left/right bit is set to zero for pixels to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit equal to 0 and registers 4-7 are selected for the pixels to the left of the boundary.

The address sent to the horizontal color boundary register 672 is compared with the current address of the byte of pixel data being displayed as indicated by the horizontal position counter 628. If the state of the counter 628 is less than the address contained within the register 672, the pixel locations to be displayed are to the left of the horizontal boundary line and the flip-flop 678 is set such that the left/right bit is a logical 1, otherwise the pixel locations are to the right and the left/right bit is reset to 0.

The inter-connection of the horizontal color boundary register 672 is shown in FIG. 13 wherein the register comprises a 6-bit register having the address 9H (the same as the background color register). (A bit of the horizontal color boundary register is logically similar to that shown for the latch in FIG. 15.)

The "compare" circuit connected to the horizontal color boundary register 672 and horizontal position counters 628 is indicated generally at 670 and comprises 6 exclusive-OR units 684a-f (with the logic circuitry of a typical exclusive-OR unit 684a shown in greater detail in FIG. 33.) The output of each exclusive-OR unit is coupled to an output line 686 by a plurality of pulldown transistors indicated generally at 688. The line 686 is coupled to the voltage source VDD by a pull-up transistor 690 and to the left/right output line 682 by an inverter 692.

As previously discussed, two pixel bits are used to represent each pixel on the screen. These bits, referred to as Y and Z, may be read from the display RAM or along with the left/right bit which is set by crossing the horizontal color boundary, map each pixel to one of the 8 different color registers. The value in the color register then defines the color and intensity of the pixel on sity of the pixels is defined by the 3 least significant bits of each color register, 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits.

The color registers have addresses 0-7H; register 0 having address 0H, register 1 having address 1H, etc.

Referring back to FIG. 11B, a serial data decoder 694 decodes the bits Y and Z, and the left/right bit to determine to which of the color registers 224 the bits point. 5 The serial data decoder 694 comprises a gate indicated generally at 696 in FIG. 13 and has the Z input line 620. the Y input line 622 and the left/right input 682 with the clock signal inputs 7M and 7M. The serial data decoder 694 further comprises a PLA 698 having pull-down 10 transistors 700 and pull-up transistors 702. The PLA 698 and 8 output lines indicated generally at 704 with one each connected to one of the color registers 224. A particular logic state of the pixel data bits Y, Z, and left/right activates a particular output line 704 which 15 enables the corresponding color register to output its contents. In this manner, these pixel data bits point to a unique color register.

When a color register is selected or identified, the contents of the color register is outputted to a latch 706 20 shown in FIG. 11B which has five output lines 708 and 3 outputs connected to a color decoder 710 for the five color bits and 3 outputs connected to serially connected latches 712 and 714 by the line 716, for the 3 intensity bits. The output of the latch 714 is connected to an intensity 25 the clock signal PX. The clock generator 754 further decoder 718.

The intensity decoder 718 has further inputs for the "SYNC" and "BLANK" NTSC standard signals. These signals, together with the 3 intensity bits from the selected color register, determine the analog values of 30 the signal "VIDEO" at output line 720 together with a reference voltage of 2.5 volts at line 722.

The color decoder 710 further has inputs for the NTSC standard signals "BURST" and "BLANK" which, together with the 5 color bits from the selected 35 color register, determine the analog values of the "R-Y" signal on line 724 and the "B-Y" signal on line 726.

The 8 color registers, shown in greater detail and indicated at 224a-h, each comprise an 8 bit register having register select lines 216a-h, respectively, and 40 output enable lines 704a-h, respectively. Each color register is connected to the 8-bit data bus 66a so that any particular register may be addressed when its corresponding register select line is enabled in order to load the register with the color and intensity data. (A register bit 240b0, typical of the other register bits of the color registers 224 is shown in greater detail in FIG. 34.)

The Q output of each bit of the color registers is connected to the 8 bit latch indicated generally at 706. 50 The latch 706 has five outputs connected by a buffer 728 to the color decoder indicated generally at 710. (The unit 728a typical of the five units of the buffer 728 is shown in greater detail in FIG. 35.)

The color decoder 710 converts the 5 digital bits from 55 a color register into the analog color video signals R-Y and B-Y. The color decoder 710 comprises a PLA 730 (for the R-Y signal) and a PLA 740 (for the B-Y video signal) the outputs of which are coupled to the gates of a plurality of transistor switches 742 and 744, respectively. The inputs of the switches 742 and 744 are selectively coupled to a plurality of series-connected resistors 746. The output of the switches 742 are connected to the output line 724 for the R-Y color video signal and the switches 744 are connected to the output line 726 for 65 the B-Y color video signal.

The 3 outputs of the latch 706 for the 3 intensity bits from the color registers 224 are connected to the latch

indicated at 712 whose outputs are connected to the latch 714. The output of the latch 714 is connected to the intensity decoder indicated generally at 718. The additional latches 712 and 714 provide a timing delay. The intensity decoder 718 decodes the 3 intensity bits from a color register and converts them into the analog intensity signal "VIDEO". The intensity decoder 718 comprises a PLA indicated generally at 748 whose output is coupled to the gates of the plurality of transistor switches 750 are selectively coupled to the series-connected resistors 752 with the output of these switches 750 connected to the VIDEO signal line 720. The intensity decoder 718 further supplies a 2.5 reference voltage on the line 722 from the series-connected resistors 752.

A clock generator 754 shown in FIG. 11D uses the 7M and  $7\overline{M}$  clock signals (7.159090 MHz square waves) to generate  $\Phi G$  and  $\overline{PX}$ . These are the clock signals for the system. The frequency of  $\overline{PX}$  is half that of  $\overline{PX}$ .

The clock generator 754, shown in greater detail in FIG. 13, comprises a divide-by-2 counter indicated generally at 756 having inputs 7M and  $7\overline{M}$ . The divide-by-2 counter 756 has an output line 758 which carries the clock signal PX. The clock generator 754 further comprises a second divide-by-2 counter indicated generally at 760 which has inputs 7M and  $7\overline{M}$  and the input PX from the divide-by-2 counter 756. The output of the divide-by-2 counter 760, line 762, is connected to a buffer indicated generally at 764 which has the output line 766 which carries the clock signal  $\Phi G$ . The output line 762 is also connected to an inverter and buffer indicated generally at 768 which has the output line 770 for the clock signal  $\Phi I$  which is the same as  $\Phi I$  and the output 772 for the clock signal  $\Phi I$  which is the inverse of clock signal  $\Phi G$ .

The clock generator 754 has an input 774 connected to the output of a third signal generator indicated generally at 776 which has inputs 7M,  $\overline{7M}$  and the HORIZONTAL DRIVE signal on the input line 778. The generator 776 generates a clear signal as a function of the HORIZONTAL DRIVE, 7M and  $\overline{7M}$  clock signals which clears the clock generator 764.

The relationship between 7M, HORIZONTAL DRIVE,  $\Phi G$  and  $\overline{PX}$  is illustrated in FIG. 41. The frequency of  $\overline{PX}$  is half that of 7M and the  $\Phi G$  clock signal is  $\frac{1}{4}$  of 7M. There are 455 cycles of 7M per horizontal line of pixels displayed and 113 and  $\frac{3}{4}$  of  $\Phi G$  cycles per horizontal line. Because of the extra  $\frac{3}{4}$  cycle,  $\Phi G$  must be resynchronized at the beginning of each line. This is done by the clear signal generator 776 which "stalls"  $\Phi G$  for 3 cycles of 7M and is initiated by clock signal HORIZONTAL DRIVE.  $\overline{PX}$  is also stalled for the same amount of time.

FIG. 11E shows a television sync generator 780 which also uses the clock signal 7M and  $\overline{7M}$  to generate NTSC, SYNC, BURST and BLANK signals to be sent to the intensity decoder 718 and color decoder 710 (FIG. 11B). Also generated are the HORIZONTAL and VERTICAL DRIVE signals. The TV sync generator comprises a  $\Phi A$  and  $\Phi B$  generator 782 having the 7M and  $\overline{7M}$  clock inputs. The generator 782 has output lines 784 and 786 for the  $\Phi A$  and  $\Phi B$  clock signals, respectively, connected to a horizontal counter 788. The counter 788 has output lines 790 connected to input of a vertical counter 792 and outputs 794 connected to the inputs of a decoder 796. The horizontal counter 788 counts the  $\Phi A$  and  $\Phi B$  clock pulses and the decoder 794

DRIVE pad 864.

43

decodes the output of the counter 788 to provide a HORIZONTAL BLANK signal on a line 800, a BURST signal on a line 802 and a HORIZONTAL DRIVE signal on a line 804. A decoder 806 is connected to the output of the vertical counter 792 and 5 provides a VERTICAL BLANK signal on a line 808, two signals related to a VERTICAL SYNC signal on lines 810 and 811 connected to inputs of the decoder 796 and a VERTICAL DRIVE signal on a line 812.

An OR gate 818 has inputs connected to the HORI- 10 ZONTAL BLANK signal line 800 and to the VERTI-CAL BLANK signal line 808 and has an output line 820 for the BLANK signal. The decoder 786 decodes the input lines 810 and 811 as well as the count of the counter 788 to produce the SYNC signal on line 798.

The SYNC, BLANK and BURST signals are NTSC standard timing signals and are utilized to generate the R-Y, B-Y and VIDEO signals. The HORIZONTAL DRIVE and VERTICAL DRIVE signals are used to synchronize the data chip with the address chip as well 20 as to provide clock signals for the vertical position counter 626 and horizontal position counter 628 (FIG. 11B). The HORIZONTAL DRIVE signal occurs once every horizontal raster scan line (63.5 microseconds). and VERTICAL DRIVE occurs once every field (16.6 25 display RAM. The color BURST signal time occurs

The  $\Phi A$  and  $\Phi B$  generator 782 is shown in FIG. 13 to comprise a counter 822 which is connected to an output buffer (indicated generally at 824) having output line 826 for the ΦA clock signal and output line 828 for the 30 ΦB output signal, which are 2.045 MHz. (The counter 822 is shown in FIG. 36 to comprise a "divide by 3½" counter having the input clock signal 7M and  $\overline{7M}$ .)

The counter 788 has 8 bits, 788a-h, and a programmed logic array, or PLA indicated generally at 35 830. (The logic circuitry of the counter bits 788a-g are logically similar to those shown in FIGS. 31 and 32 for the horizontal position counter 628 with the logic circuitry of the bit 788h shown in greater detail in FIG. 37.) The horizontal counter 788 is a divide-by-130 40 counter and has a frequency of 63.5 microseconds. The O and  $\overline{O}$  outputs of the bits 628a-h of the counter 788 are connected to the decoder indicated generally at 786 which comprises a programmed logic array 832. The output of the PLA 832 is selectively coupled to 3 flip- 45 flops 834-836 either directly or by logic elements 838. (The flip-flop 834 is typical of the flip-flop 834-836 and is shown in greater detail in FIG. 38.)

The flip-flop 836 has an output line 800 which carries the HORIZONTAL BLANK signal and is connected 50 to the OR gate 818 which comprises a NOR gate 840 and an inverter 842. An output line 802 of the flip-flop 835 (via a buffer 385) carries the BURST signal with the output line 798 of the flip-flop 834 (via a buffer 385 carrying the SYNC signal.) An output line 804 of the 55 delay elements 839 from the decoder PLA 786 carries the HORIZONTAL DRIVE signal.

The O output of the bit 788b of the counter 788 is connected to the input 2 of a flip-flop 850 (shown in greater detail in FIG. 39.) The outputs C and  $\overline{C}$  of the 60 flip-flop 850 have a frequency of half that of the horizontal counter 788 and are connected to the clock inputs of the counter 792 having bits 792a-j. The counter 792 is a divide-by-512 counter and has a period of 1/30 of a second. (The counter bits 792b-j are logically simi- 65 lar to those shown in FIG. 24 with the bit 792a also logically similar but excluding those elements shown in phantom.) The Q and  $\overline{Q}$  outputs of the bits of the

counter 792 are selectively coupled to a programmed logic array indicated generally at 852 of the decoder 806. An output line 853 of the PLA 852 is connected to a flip-flop 856 (shown in greater detail in FIG. 38) having an output line 857. The output line 857 carries the VERTICAL BLANK signal and is connected to an input of the NOR gate 840. An output line 854 is connected to a shift register bit 858 (shown in greater detail in FIG. 23). The output of the shift register 858 is connected to a plurality of logic elements 859 having additional clock signal inputs  $\Phi 1$  and  $\Phi 2$  and an output line 860 which carries the VERTICAL DRIVE signal. The

44

FIG. 42 illustrates the relationship between SYNC, VERTICAL BLANK and VERTICAL DRIVE signals. Each division represents 1 horizontal scan of the raster scan.

line 860 is connected by a buffer 862 to the VERTICAL

FIG. 43 illustrates the relationship between the sig-HORIZONTAL DRIVE, HORIZONTAL BLANK, SYNC and color BURST with each horizontal division equal to 3½ cycles of the clock 7M. The pattern repeats every 455 cycles of 7M. The shaded area voltages are determined by the pixel data bits from the when B-Y is at 1.7 v and the SYNC signal time occurs when VIDEO is at 0 v. The relationship between the HORIZONTAL DRIVE and VERTICAL DRIVE signals is illustrated in FIG. 41.

In memory write cycles, in which data is written to the display RAM, a control signal WRCTL (generated by the address chip) is activated and a memory control circuit 882 (FIG. 11F) of the data chip generates the DATEN control signal. The function generator (FIG. 11C) takes the data from the CPU from the microcycle data bus 66 and transfers it to the memory data bus in conjunction with the DATEN control signal. Of course, if the data is to be modified, the function generator will modify the data as required as it places the data on the memory data bus. The memory control circuit 882 has an additional input for another address chip generated control signal LTCHDO and an output line 884 at which the memory control circuit 882 outputs a second control signal which is a function of the LTCHDO control signal. The relationship between the data chip control signal DATEN and the address chip control signal WRCTL is shown for two memory write operations in FIGS. 12A and D.

The memory control circuit is shown in greater detail in FIG. 13 and is indicated generally at 882. The memory control circuit has an input line 886 for the WRCTL control signal which is connected by a plurality of logic elements 888 to a flip-flop 890 having an output line 892 which carries the DATEN control signal. The logic elements 888 include the transistor switch 889 which has a clock signal line 891 connected to the gate of the switch 889. The clock signal on the line 891 is a function of the clock signals  $\Phi 1$ , PX and  $\overline{PX}$ . The output line 892 (which carries the DATEN control signal is connected to a DATEN pad 896 by a buffer 385 and a buffer 894. The buffer 385 also has an output line 898 which also carries the DATEN control signal.

The memory control signal 882 further has an input line 900 for the LTCHDO control signal from the address chip. Line 900 is connected by a resistor and an inverter 902 to a NOR gate 904 having an additional input connected to the control signal line 891 and an input connected to the control signal  $\Phi 2$ . The output of

the NOR gate 904 is connected by a buffer 385 to an output line 884. The LTCHDO control signal from the address chip indicates to the data chip when valid data from the display RAM is present on the memory data bus. The OR/exclusive-OR circuit 480 (FIG. 13) uti- 5 lizes the control signal on the output 884 which is a function of the control signal LTCHDO to latch-up data from the memory data bus which is utilized in the OR and exclusive-OR operations.

Referring now to FIG. 13, the data chip generates 10 two further control signals, INPUT on a line 908 and OUTPUT on a line 910. These control signals are generated by the logic elements indicated generally at 912 which have an input line 914 for the IORQ CPU control signal, an input line 916 which carries the CPU control 15 signal M1, and an input line 918 which carries the CPU control signal RD. The signals INPUT and OUTPUT indicate when an input or output operation is requested by the CPU and have a duration which is longer than that of the CPU control signals to compensate for delay 20 due to the microcycler.

#### ADDRESS CHIP

The address chip 56 of the video processor 52 is shown in FIG. 10 to have inputs MXD0-MXD7 from 25 the microcycle data bus 66 with memory address outputs MA0-MA7 connected to a latch 950 whose output is connected to the display RAM address bus 952. The address chip relays addresses transmitted by the CPU whereby the CPU may selectively read the contents of 30 the display RAM, sequentially generates addresses for reading the display RAM synchronously with the display of pixels on the screen represented in the display RAM and handling and generating interrupts.

The address chip further has clock inputs  $\phi$  and  $\overline{\phi}$  35 from the buffer 100, CPU control signal inputs MI, RD, IORQ, MREQ and RFSH and CPU control signal outputs INT and WAIT from and to, respectively, the CPU. Outputs carrying the address chip generated signals LTCHDO and WRCTL are connected to the cor- 40 responding inputs of the data chip 54 with inputs connected to the data chip outputs VERT. DR. and HOR. DR. The address chip address bit has inputs A12-A14 connected to the CPU address bus 73, input LIGHT PEN from the light pen 62 (FIG. 2). Finally, inputs 45 TEST, VDD, VGG and VSS are connected to +5 v. +5 v, +10 v, and ground with the row address strobe signal RASO connected to an input of the logic elements indicated generally at 954 which generate the write enable (WE), column address strobe (CAS), chip 50 select (CS) and row address strobe (RAS) signals.

The address chip 56 of the video processor 52 is shown in a block diagram in FIG. 44. The address chip 56 has a microcycle decoder 1000 which selects 12 bits of address from the data from 8-bit data bus 66b con- 55 nected to the microcycle data bus 66 by a buffer 1001. The microcycle decoder 1000 is similar to the microcycle decoder 212 of the data chip and need not be discussed in detail.

A detailed circuit implementing the block diagram of 60 the address chip is shown in FIGS. 45A-J with a composite diagram of FIGS. 45A-J shown in FIG. 46. The interconnection of the microcycle decoder 1000 within the address chip is shown in FIG. 45 (with an address bit unit A0 typical of the units A0-A7, shown in greater 65 detail in FIG. 47 and address bit unit A8, typical of address units A8-A12 shown in greater detail in FIG. 48). The address bit units A0-A7 of the microcycle

decoder 1000 have an input line 1002 which carries the control signal LDL1 by which the low address bits A0-A7 are loaded. Similarly, the address bit units A8-A13 of the microcycle decoder 1000 have an input line 1004 which carries the control signal LDH1 by which the high address bits A8-A13 are loaded. The address bits are carried on the address chip data bus 66b which is connected to the microcycle data bus 66 by the tri-state buffer 1001 comprising units 1001a-h (with buffer unit 1001a, typical of the buffer units, shown in greater detail in FIG. 49). The control signals LDL1 and LDH1 are generated by the logic element indicated generally at 1006 in a manner similar to that for the LDL1 and LDH1 control signals generated by the microcycle generator 106 of the data chip shown in FIG. 11A.

46

Referring back to FIG. 44, the outputs of the addess bit units A0-A7 of the microcycle decoder 1000 are connected to an address decoder 1008 also logically similar to the address decoder 214, (FIG. 11B) of the data chip. Thus the address decoder 1008 decodes the addresses transmitted by the CPU to activate an associated select line 1010-1018. As indicated in Table II, the address decoder 1008 will decode the address FH (when the INPUT control signal is present) which is operably connected to the horizontal feedback input register. As another example, address decoder 1008 will activate the line 1013 which is operably connected to the interrupt enable and mode registers when the address EH and the control signal OUTPUT are present.

The address decoder 1008 is shown in FIG. 45 to comprise a programmed logic array having input lines connected to the complemented and uncomplemented outputs of the address bit units A0-A7 of the microcycle decoder 1000, and input line 1020 for the OUTPUT control signal and an input line 1022 for the control signal INPUT. The select lines 1010-1017 of the address decoder 1008 for the horizontal feedback register, a vertical feedback register, an interrupt line register, the interrupt enable and mode register, an interrupt feedback register, a function generator register, a vertical blank register, a low/high resolution mode register, and an output line 1018 to the memory cycle generator, respectively, are also indicated.

The address bits A0-A7 from the microcycle decoder 1000, together with the address bits A8-A13 are conducted to a multiplexer 1024 which has 12 outputs as shown in FIG. 44. A scan address generator 1026 generates a 12-bit address which is used to read pixel data from the display RAM. The scan address is generated synchronously with the raster scan of the display and incrementally increases from OH to FFFH once every field (1/60 seconds).

The multiplexer 1024 sends either the scan address or the address from the CPU (via microcycle decoder 1000) to its 12 outputs. The outputs of the multiplexer 1024 are connected to a second multiplexer 1026 which multiplexes its 12 inputs to 6 address bits, MA0-MA5, in two "time slices" required for the 4K×1 16 pin RAMs which comprise the display RAM.

When the multiplexer 1024 sends the address bits from the CPU to its 12 outputs, the 12 address bits A0-A11 of the 14 input address bits A0-A13 from the microcycle decoder 1000 are selected in the low-resolution mode. In the high resolution mode, the 12 address bits A2-A13 are selected. The mode of operation, whether low or high resolution, is set by the logic statement of a low/high resolution mode flip-flop or register

1030 shown in FIG. 45. The flip-flop 1030 has the same address as the low/high flip-flop 606 of the data chip. (The logic circuitry of the flip-flop 1030 is shown in greater detail in FIG. 50.) The flip-flop 1030 has an output line 1032 shown in FIG. 44 to be connected to a select input of the multiplexer 1024 so that the proper address bits from the CPU (via the microcycle decoder 1000) are selected when the address from the CPU is to be transmitted to the outputs of the multiplexer 1024.

The scan address generator 1026 which generates the 10 12-bit address used to read pixel data from the display RAM resets with every other 40 address counts in the low resolution mode (as there are 40 bytes per horizontal display line) so that the scan address generator 1026 counts from 0 to 39 twice and then counts from 40 to 79 15 twice, etc. This results in each pixel of a field being scanned twice. In other words, each two-bit pixel data is utilized twice in two consecutive horizontal scans. Since a frame consists of two interleaved fields, any particular pixel extends four horizontal scan lines in the 20 vertical direction.

The scan address generator 1026 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals generated by the data chip to synchronize the scan address generator with the data chip and the TV 25 raster scan.

The scan address generator is indicated generally at 1026 in FIG. 45 and comprises a counter 1034 having 12-bits 1034a-l and flip-flops 1036-1038. (The counter bits 1034a and 1034b are shown in greater detail in 30 FIGS. 51 and 52 respectively.) Bit 1034c, typical of bits 1034c-l is also shown in greater detail in FIG. 53. As seen in FIG. 53, each of the bits 1034c-l comprise a latch 1039 which is activated synchronously with the HORIZONTAL DRIVE pulse so that the count is 35 latched up with each HORIZONTAL DRIVE pulse which occurs after each 40 counts.

A line 1040 (FIG. 45) carrying the VERTICAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1042 to an input of 40 the flip-flop 1038. The output of the flip-flop 1038 is connected to the reset input R of the counter units 1034a-l. Thus, the VERTICAL DRIVE signal operates to reset the counter 1034 to 0 after each field has been scanned.

A line 1044 carrying the HORIZONTAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1046 to the input of the flip-flop 1037 whose output is connected to the D input of the flip-flop 1036 (which is shown in greater detail in 50 FIG. 54.) The Q and Q outputs of the flip-flop 1036 are connected to the 10 and 9 inputs, respectively, of the counter bits 1034d-l.

The other output of the flip-flop 1037 is connected to the input of a NOR gate 1048 having another input 55 connected to the output line 1032 of the low/high resolution flip-flop 1030 and still another input connected to the output of the least significant bit of a line counter to be described later. The output of the NOR gate 1048 is connected to the 1 input of the counter bits 1034a-l and 60 to the 2 input by an inverter 1050.

The output of the NOR gate 1048 will go low with every other scan line (as determined by the output of the LSB 1138a of the line counter 1138) upon a HORZ DR (HORIZONTAL DRIVE) pulse when in the low 65 resolution mode. This causes the counter to be reset to the count that was latched up in the latches 1039. Since the count latched up is 40 less than the current count,

48

the counter will count from 0-39 twice, 40-79 twice, 80-119 twice, etc. Thus a line of pixel data is utilized to define 2 consecutive scan lines in each field in the low resolution mode.

The scan address generator 1026 has an input line 1052 which carries a clock signal which is connected by a transistor switch 1054 and an inverter 1056 to the 4 input of the bits 1034a-l and to the 3 inputs by an inverter 1058, of the counter 1034. The generation of the clock signal carried by the line 1052 will be described later also.

The multiplexer 1024 and 1028 comprise the NOR gates indicated at 1058, each having an input connected to the address bit outputs A0-A6 of the microcycle decoder 1000, 6 NOR gates 1060, each having an input connected to the address bit outputs A2-A7, respectively, 6 NOR gates indicated at 1062, each having an input connected to the address bit outputs A6-A11, respectively, and 6 NOR gates 1064, each having an input connected to the address bits A8-A13, respectively, of the microcycle decoder 1000.

The output line 1032 of the low/high resolution flipflop 1030 is connected to the input of a NOR gate 1066 which is connected to the inputs of the NOR gates 1058 by the serially connected transistor switch 1068 and inverter 1070, with the output line 1032 also connected to the input of a NOR gate 1072 whose output is connected to the input of the NOR gate 1062 by the serially connected transistor switch 1074 and an inverter 1076. The output line 1032 is also connected to an inverter 1078 whose output is connected to the input of a NOR gate 1080. The output of the NOR gate 1080 is connected to the inputs of the NOR gates 1060 by a serially connected transistor switch 1082 and inverter 1084, with the output line 1032 also connected to an inverter 1086 whose output is connected to the input of a NOR gate 1088. The output of the NOR gate 1088 is connected to the inputs of the NOR gates 1064 by a serially connected transistor switch 1090 and an inverter 1092.

When the output of the low/high resolution mode flip-flop is a logical 0, (corresponding to the low resolution mode), the output of the inverter 1078 is a logical 1, the output of the NOR gate 1080 is a logical 0, and the output of the inverter 1084 is a logical 1 driving the 45 outputs of the NOR gate 1060 (corresponding to address bits A2-A7) to a logical 0 with the outputs of the NOR gate 1064 (corresponding to the address bits A8-A13) also being driven to a logical 0. In this manner, the NOR gates 1058 corresponding to the address bits A0-A5 and the NOR gates 1062 corresponding to the address bits A6-A11 are selected in the low resolution mode. On the other hand, when the output of the flip-flop 1030 is a logical 1, corresponding to the high resolution mode, the NOR gates 1060 and 1064 are selected which corresponds to the address bits A2-A13.

The multiplexers 1024 and 1028 further comprise 6 NOR gates 1094, each having an input connected to the address bit outputs A0-A6 of the counter bits 1034a-f, respectively, and the 6 NOR gates 1096, each having an input connected to the address bit outputs A6-A11 of the counter bits 1034g-l, respectively.

The multiplexers 1024 and 1026 have a VIDNXT2 clock signal input line 1098 which is connected to an input of the NOR gates 1066 and 1080 and to the NOR gate 1072 by a transistor switch 1100 and to the NOR gate 1088 by a transistor switch 1102. The gates of the transistor switches 1100 and 1102 are connected to the clock signal  $\Phi$ 1. The VIDNXT2 clock signal input line

1098 is also connected to the inputs of the NOR gates 1094 by the series-connected transistor switch 1104 and inverter 1106. The VIDNXT2 input line 1098 is also connected by the series-connected inverter 1108, transistor switch 1110, inverter 1112, transistor switch 1114, 5 and inverter 1116 to the inputs of the NOR gate 1096.

The logic state of the clock signal VIDNXT2 determines whether the address bits from the CPU (via the microcycle decoder 1000) or the address bits generated by the scan address generator 1052 are conducted to the 10 memory address bus indicated at 1118 which carries the address bits MA0-MA5. VIDNXT2 occurs 40 times a scan line and indicates that the next RAM access cycle is a "video" cycle. In a video cycle, the system reads pixel data from the display RAM to be displayed on the 15 screen. The generation of VIDNXT2 will be described later.

The outputs of the NOR gates 1058, 1060, 1062, 1064, 1094 and 1096 are selectively coupled to the output lines 1120-1125 by a plurality of transistor switches 1128. 20 The output lines 1120, 1121 and 1122 are each connected by a series-connected NOR gate 1130 and buffer 1132 (shown in greater detail in FIG. 55), to the MA0, MA1 and MA2 bits of the memory address bus 1118. The output lines 1123, 1124 and 1125 are each connected by a series-connected NOR gate 1130 and buffer 1134 (shown in greater detail in FIG. 56) to the MA3, MA4 and MA5 bits of the memory address bus 1118.

If the logic state of VIDNXT2 on line 1098 is a logical 0, the output of the inverters 1106 and 1116 are a 30 logical 1 which drives the outputs of the NOR gates 1096 and 1094 (corresponding to scan address generator bits A0-A11) to a logical 0. Thus, the address bits from the scan address generator are not conducted to the memory address bus 1118 when VIDNXT2 is a logical 35 0. On the other hand, when the state of VIDNXT2 on line 1098 is a logical 1 indicating the next cycle is a video cycle, the output of the inverters 1070, 1084, 1072 and 1092 are a logical 1 which drives the outputs of the NOR gates 1058, 1060, 1062 and 1064 (corresponding to 40 the address bits from the CPU) to a logical 0.

The NOR gates 1094 have an additional clock signal input  $\Phi 1$  with the NOR gates 1096 also having an additional clock signal  $\Phi 2$  which is the inverse of the clock signal  $\Phi 1$ . Thus, when the address bits from the scan 45 address generator are to be transmitted to the memory address bus 1118, the clock signal  $\Phi 1$  goes low first which allows the address bits A0-A5 to be conducted first, followed by the address bits A6-A11 from the NOR gates 1096 when the clock signal 01 goes high and 50 the clock signal 01 goes low.

Similarly, the NOR gates 1058 (corresponding to the address bits A0-A5 during the low resolution mode) and the NOR gates 1060 (corresponding to the address bits A2-A7 during the high resolution mode) have an 55 additional clock signal input Φ1 and the NOR gates 1062 (for bits A6-A11) and 1064 (for bits A8-A11) have the additional clock signal Φ2. When the address bits from the CPU are to be conducted to the memory address bus 1118, the bits are also transmitted in two 6-bit 60 slices, A0-A5 first, then A6-A11 (low resolution mode) or A2-A7 first, then A8-A13 (high resolution mode).

### SCREEN AND LIGHT PEN INTERRUPTS

An additional function of the address chip concerns 65 interrupts, namely a "screen" interrupt and "light pen" interrupt. The purpose of the screen interrupt is to synchronize the system "software" with the video system.

The CPU under the direction of the software or programming stored in the ROM's, can send a line number to an interrupt line register 1136 (which has address FH) shown in FIG. 44.

In the low resolution mode, bit 0 of interrupt line register 1136 is set to 0 and the line number is set to bits 1-7. In the high resolution mode, the line number is sent to bits 0-7. If the screen interrupt is enabled, the CPU will be interrupted when the display completes scanning the line which is contained in the interrupt register. A line counter 1138 counts the lines of pixels as they are displayed on the screen and the output of which is compared with the line number stored in the interrupt line register 1136 by a comparator 1140.

The output of the comparator 1140 sets a flip-flop 1142 which utilizes the HORIZONTAL DRIVE signal as a clock signal. The output of the flip-flop 1142 is connected to interrupt circuitry 1144 which generates an interrupt signal INT on an output line 1146 when the screen interrupt is enabled. The interrupt signal INT is transmitted to the CPU.

This interrupt can be used for timing since each line is scanned 60 times a second. It can also be used in conjunction with the color registers to make as many as 256 color-intensity combinations appear on a screen at the same time. Thus, after a screen interrupt, the data within the 8 color registers which can define 8 different color-intensity combinations may be changed to 8 additional color-intensity combinations with the interrupt line register contents also being changed to a subsequent line number. When this line is reached the process may be repeated until the full 256 possible combinations represented by the 5 color bits and 3 intensity bits in each color register have been displayed.

The light pen interrupt occurs when the light pen trigger is pressed and the video scan of the display crosses the point on the screen were the light pen is located which generates a signal LIGHT PEN on an input line 1148 to the interrupt circuitry 1144. When the light pen interrupt is enabled, the interrupt circuitry 1148 generates the interrupt signal INT and transmits it to the CPU.

The CPU interrupt routine resulting from the INT signal can read two registers to determine the position of the light pen. The line number which indicates the vertical position of the light pen is read from a vertical feedback register 1150 which has address EH. In the high resolution system, the line number is in bits 0-7. In the low resolution system, the line number is in bits 1-7, and bit 0 should be ignored.

The horizontal position of the light pen can be determined by reading a horizontal feedback register 1152 having address FH and subtracting 8. In the low resolution system, the resultant value is the pixel position 0 to 159. In the high resolution system, the resultant must be multiplied by 2 to give the pixel position, 0 to 358.

A horizontal position counter 1154 counts the pixel positions as the corresponding pixels are scanned. The counter 1154 is reset by the HORIZ DR signal and is clocked by the clock signal. The output of the horizontal position counter 1154 is connected to the horizontal feedback register 1152. The output of the line counter or vertical position counter 1138 is connected to the vertical feedback register 1150. When the light pen interrupt is enabled, the interrupt circuitry 1144, upon the occurrence of a LIGHT PEN signal, causes the horizontal feedback register 1152 to latch up the current horizontal position as indicated by the horizontal posi-

tion counter 1154. Similarly, the vertical feedback register 1150 is caused to latch up the current vertical position or line as indicated by the line counter 1138.

When the CPU acknowledges an interrupt, it reads 8 bits of data from the data bus. It then uses the data as an instruction or an address. This data is determined by the contents of an interrupt feedback register 1156 which has address DH. The contents of the interrupt feedback register 1156 is originally set by the placement of data in it by the CPU. In responding to a screen interrupt, the contents of interrupt feedback register are placed directly onto the data bus 66a. In responding to a light pen interrupt, the lower 4 bits of the data bus are set to 0 and the upper 4 bits are the same as the corresponding bits of the interrupt feedback register 1156. Thus, if the lower 15 4 bits are 0, the CPU can determine that the light pen initiated the interrupt. Otherwise, the interrupt is a screen interrupt.

In order for the Zilog Z-80 to be interrupted, the internal interrupt enable flip-flop must be set by an EI 20 instruction and one or two of the external interrupt enable bits of an interrupt enable and mode registers 1158 which have address EH must be set. If bit 1 is set, light pen interrupts can occur. If bit 3 is set, screen interrupts can occur. If both bits are set, both interrupts 25 can occur and the screen interrupt has high priority.

The interrupt mode bits of the interrupt enable and mode register 1158 can determine what happens if an interrupt occurs when the Zilog Z-80 CPU interrupt enable flip-flop is not set. Each of the two interrupts 30 may have a different mode. In "mode 0" the Z-80 will continue to be interrupted until it finally enables interrupts and acknowledges the interrupt. In mode 1, the interrupt will be discarded if it is not acknowledged by the next instruction after it occurred. If mode 1 is used, 35 the software should be designed such that the system will not be executing certain Zilog Z-80 instructions when the interrupt occurs. The OP codes of these instructions being with CDH, DDH, EDH and FDH.

The line counter 1138 is shown in greater detail in 40 FIG. 45 and comprises 8 bits 1138a-h. (The bit 1138a is shown in greater detail in FIG. 57 with the bit 1138b, typical of bits 1138b-h shown in greater detail in FIG. 58.) The counter 1138 has an input line 1160 which is connected to the output of the logic elements 1046 45 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal occurs once for each line of pixels displayed on the screen. The line counter 1138 synchronously counts the lines as they are displayed and indicates the current line number being 50 displayed. The line counter 1138 has a reset input line 1162 which is connected to the output of the logic elements 1042 which have the VERTICAL DRIVE input signal. The line counter 1138 resets on each vertical drive pulse which occurs at the end of each field.

The output of each of the counter bits 1158a-h are connected to the inputs of the vertical feedback register indicated generally at 1150 and comprising bits 1150a-h (with typical bit 1150a shown in greater detail in FIG. 59). The vertical feedback register 1150 has a latch 60 enable line 1164 connected to the output of the interrupt circuitry indicated generally at 1144. When this line is enabled, in response to a LIGHT PEN signal from the light pen, the vertical feedback register 1150 latches up the current count contained in the line counter 1138. 65 The output of each bit 1150a-h is connected to the data bus 66b. The vertical feedback register 1150 has an output enable input connected by an inverter 1166 to

52

the register select line 1011 from the address decoder 1008. The CPU may read the contents of the vertical feedback register 1150 by transmitting its address to the address decoder wherein the line number contained within the vertical feedback register 1150 is conducted onto the data bus 66b to the CPU. The CPU will read the contents of the vertical feedback register 1150 in response to an interrupt signal INT after determining that the interrupt is a light pen interrupt by reading the interrupt feedback register. In this manner, the CPU can determine the vertical position of the light pen.

The horizontal position counter is indicated generally at 1154 and comprises bits 1154a-h (with bit 1154a shown in greater detail in FIG. 60 and bit 1154b, typical of bits 1154b-h, shown in greater detail in FIG. 61.) The counter 1154 further comprises a programmed logic array indicated generally at 1168. The horizontal position counter 1154 has clock inputs  $\Phi 1$  and  $\Phi 2$  and synchronously counts the pixels of the line of pixels being displayed. Thus, the count contained within the counter 1154 corresponds to the horizontal position of the last pixel displayed. The counter 1154 has a reset input line 1170 which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal which occurs at the end of each line of the raster scan causes the horizontal position counter 1154 to reset.

The outputs of the bits 1154a-g of the horizontal position counter 1154 are connected to the inputs of the bits 1152a-g, respectively, of the horizontal feedback register indicated generally at 1152. (Logic circuitry of the bits 1152a-g is similar to that shown for bit 1158a of the vertical feedback register shown in FIG. 59.) The output of the bits 1152a-g are connected to the data bus 66b.

The horizontal feedback register 1152 has a latch enable line connected to the line 1164 from the interrupt circuitry, such that the register 1152 can latch-up the current position count contained within the horizontal position counter 1154 upon a signal from the interrupt circuitry 1144 in response to the signal LIGHT PEN from the light pen. The horizontal feedback register 1152 has an input connected to the register select line 1010 from address decoder 1008 whereby the CPU may read the contents of the horizontal feedback register 1152 by transmitting the address of the horizontal feedback register 1152 to the address decoder. The CPU will read the horizontal feedback register to determine the horizontal position of the light pen in response to a light pen interrupt.

The output of the bits 1154a-h of the horizontal position counter 1158 are also connected to a decoder indicated generally at 1171 which includes a PLA 1275, a J-K flip-flop 1276 (shown in greater detail in FIG. 62) and pull-ups 1173 whose outputs are selectively coupled to a NOR gate 1175. The output of the NOR gate 1175 is connected to a plurality of delays and inverters at 1177 which have an output line 1098 which carries the clock signal VIDNXT2.

VIDNXT2 is activated when the horizontal counter 1154 indicates a negative 1 or if bit 0 is a 1 and bit 8 is a 0, which occurs 40 times a scan line. Since the MUX 1024 utilizes VIDNXT2 as a select signal, the addresses generated by the scan address generator 1026 are selected 40 times a line. Furthermore, the scan address generator clock signal input line 1052 is connected to an output of the elements 1177 so that the scan address generator is clocked 40 times a scan line to output 40

sequential addresses synchronously with the MUX 1024. VIDNXT2 is also utilized to generate the RAS (row address strobe) signals at 1179 for the video cy-

The output of the line counter 1138 is also connected 5 to the inputs of the comparator 1140 shown to comprise 8 exclusive-OR units 1140a-h (with unit 1140a, typical of the units 1140a-h, shown in greater detail in FIG. 63) and a PLA 1172 connected to the outputs of the units 1140a-h. The comparator 1140 further comprises the 10 flip-flop 1142 connected to the output of the PLA 1172 by a NOR gate 1174. The comparator 1140 has further inputs connected to the outputs of the interrupt line register 1136 which comprises bits 1136a-h (with the bits 1130a-h logically similar to that shown in FIG. 50). 15 The interrupt line register 1136 which stores the screen interrupt line number from the CPU, has further input connected to the register select line 1012 from the address decoder 1008 by which the CPU may address the interrupt line register 1136 in order to input the inter- 20 rupt line number.

The comparator 1140 compares the number of the current line being displayed by the display unit as indicated by the line counter 1138 with the line number stored in the interrupt line register 1136. When the line 25 counter reaches the number in the line register 1136, the flip-flop 1142 (shown in greater detail in FIG. 64) is set. The flip-flop 1142 has an output line 1176 connected to the interrupt circuitry shown at 1144 which carries the screen interrupt signal to the interrupt circuitry.

The interrupt circuitry 1144 has an input line 1178 which carries the LIGHT PEN signal which indicates that the raster scan has crossed the point where the light pen 62 (FIG. 2) is located. The line 1178 is connected by resistor 1180 and NOR gate 1182 to the clock input of a 35 flip-flop 1184. The output of the flip-flop 1184 is connected to the input of a flip-flop 1186 (with flip-flop 1184 logically similar to that shown in FIG. 64 and flip-flop 1186 logically similar to that shown in FIG.

The interrupt mode and enable registers 1158 comprise 5 bits 1158a-e (with bit 1158b shown in greater detail in FIG. 65 and bits 1158a and 1158c-e logically similar to that shown in FIG. 50). The output of bit 1158b or bit 1 (which is the light pen enable bit) is con- 45 nected to the input of an AND gate 1188 which is connected to the input of a NOR gate 1190. The other input to NOR gate 1190 is connected to the output of bit 4 or bit 1158e of the register 1158. The other input of the AND gate 1188 is connected to the output of a flip-flop 50 1192 (shown in greater detail in FIG. 66) whose input is connected to the output of a decoder indicated generally at 1194 which decodes the output of the horizontal counter 1154. The output of the NOR gate 1190 is connected by a NOR gate 1196 to the D input of the flip- 55 flop 1184.

The output line 1176 from the flip-flop 1142 (which carries the screen interrupt signal) is connected to the clock input of a flip-flop 1198 (logically similar to that connected to the D input of a flip-flop 1200 (which is logically similar to that shown in FIG. 54 for the flipflop 1186).

The output of bit 3 or bit 1158d (which is the screen interrupt enable bit) of the interrupt enable and mode 65 registers 1158 is connected to the D input of the flipflop 1198. The output of the flip-flop 1184 is also connected by a line 1202 to the input of a plurality of logic

elements 1204 whose output is connected to a plurality of logic elements 1206 having the output line 1164 which is connected to the latch enable inputs of the vertical feedback register 1150 and horizontal feedback register 1152. The output of the flip-flop 1184 is also connected to the input of a NOR gate 1208 whose output is connected to a plurality of logic elements 1210 having an output line 1212. The output line 1212 is connected by a line 1214 to an output buffer 1216 whose output line 1218 carries the control signal INT which is the interrupt control signal to the CPU. The output line 1212 is also connected by a plurality of logic elements indicated generally at 1220 (which includes a flip-flop 1221) to the input of a flip-flop 1222. (The flip-flop 1221 and 1222 are logically similar to the flip-flop shown in FIG. 67.) The  $\overline{Q}$  output of the flip-flop 1222 is connected to the input of NOR gates 1223 and 1224 which have other inputs connected to a line 1225 which carries the CPU control signal M1 from the output of an inverter 1226 whose input is connected by a resistor 1228 to the CPU control signal M1 input 1230.

The output of the NOR gate 1223 is connected to the input of a NOR gate 1232 which has an input connected to the output of the NOR gate 1234. The NOR gate 1234 has an input connected to the  $\overline{Q}$  output of the flip-flop 1186 into the Q output of the flip-flop 1200 and an input connected to a line 1236 which is connected to the output of an inverter 1238.

The output of the inverter 1226 is connected to the 30 input of a NOR gate 1240 whose output is connected to a NOR gate 1242. The NOR gate 1242 has another input connected to the CPU control signal IORQ input pad 1244. The output of the NOR gate 1242 is connected by a buffer 1246 to the input of the inverter 1238.

The output of the NOR gate 1232 is connected by an inverter 1248 to the reset input of the flip-flop 1184. The output of the NOR gate 1224 is connected to the input of a flip-flop 1250 which has an input connected to the output of a NOR gate 1252. The NOR gate 1252 has an input connected to the Q output of the flip-flop 1200 and an input connected to the line 1236.

The output of the bit 1158a of the interrupt mode and enable register 1158 (which is the mode bit for the light pen interrupt) is connected to the input of the NOR gate 1223. The  $\overline{Q}$  output of the flip-flop 1158c (which is the mode bit for the screen interrupt) is connected to an input of the NOR gate 1224.

The output of the AND gate 1188 is a logical 1 when the light pen interrupt enable bit 1158b and the output of the flip-flop 1192 from the decoder 1194 are logical 1. The flip-flop 1192 is set to 1 when the pixels being displayed are defined by the display RAM, i.e., they are not background pixels. A logical 1 output of the AND gate 1188 causes the NOR gate 1190 to output a logical 0 causing the NOR gate 1196 to output a logical 1 which is presented to the D input of the flip-flop 1184.

The LIGHT PEN signal on line 1178 goes low when the raster scan crosses the point where the light pen is located causing the output of the NOR gate 1182 to go of flip-flop 1184). The output of the flip-flop 1198 is 60 high which clocks the flip-flop 1184 to a logical 1 when the D input is a 1 which is a function of the light pen enable bit 1158b. The flip-flop 1186 will also be clocked to a logical 1. Since the output of the flip-flop 1184 is a logical 1, the output of the NOR gate 1208 is a logical 0 causing the output line 1212 and line 1214 to subsequently become a logical 1. This in turn causes the output line 1218 to become a logical 0 which is the CPU interrupt control signal INT for interrupts.

56

The logical 1 state on the line 1214 subsequently causes the flip-flop 1222 to assume a logical 1 state and the Q output to assume a logical 0. With the light pen mode bit 1158a at a logical 0 (mode 0) the  $\overline{Q}$  output of the bit 1158a is a logical 1 which causes the output of the NOR gate 1223 to be a logical 0 and thus the output of the NOR gate 1232 depends upon the output of the NOR gate 1234. The flip-flop 1193 is set when the line number contained in the interrupt line register equals the current line number as indicated by the line counter 10 signal INT. (which initiates a screen interrupt). For purposes of illustration, it will be assumed that this condition is not true and that the output of the flip-flop 1198 which is connected to an input of the NOR gate 1234 is a logical 0. The state of the input line 1236 to the NOR gate 1234 15 is a logical 0 when the CPU acknowledges an interrupt. Thus, if the interrupt is acknowledged, all of the inputs of the NOR gate 1224 are a logical 0 and the output is a logical 1 causing the output of the NOR gate 1232 to be a logical 0. This output is inverted by the inverter 20 1243 which causes the flip-flop 1184 to be reset which causes the interrupt signal INT on output line 1218 to return to a logical 1 state.

If the interrupt has not been acknowledged, the state of the input line 1236 is a logical 1 causing the output of 25 the NOR gate 1234 to be a logical 0, the output of the NOR gate 1232 to be a logical 1, and the output of the inverter 1248 to be a logical 0 and the flip-flop 1184 will not be reset. Thus, the interrupt signal INT will remain a logical 0 and the CPU will continue to be interrupted 30 until it acknowledges the interrupt since the light pen interrupt is in mode 0.

If the light pen mode bit 1158a contained a logical 1 (mode 1) the  $\overline{Q}$  output of bit 1158a is a logical 0. Since the  $\overline{Q}$  output of the flip-flop 1222 is a logical 0, when the 35 M1 signal also goes low (after the next instruction has been fetched) the output of the NOR gate 1223 will become a logical 1 causing the output of the NOR gate 1232 to be a logical 0 and the output of the inverter 1248 to be a logical 1 which resets the flip-flop 1184. When 40 this flip-flop is reset, the interrupt signal  $\overline{INT}$  returns to a logical 1. Thus, the CPU must acknowledge the interrupt upon the next instruction if at all, in Mode 1.

The output of the screen interrupt enable bit 1158d is the D input of the flip-flop 1198 which is clocked by the output of the flip-flop 1142. As noted before, the flip-flop 1142 is set when the line number being displayed as indicated by the line counter 1138 reaches the line number stored in the interrupt line register 1136 which initiates a screen interrupt when enabled. If the enable bit 1158d contains a 1, the flip-flop 1198 will be clocked to 1 when the flip-flop 1142 is set. Otherwise, it will remain 0 since its D input is 0.

Since the output of the flip-flop 1198 is also connected to an input of the NOR gate 1208, when the 55 flip-flop 1198 is set, the interrupt control signal INT subsequently goes low indicating an interrupt just as for the light pen interrupt. Modes 0 and 1 for the screen interrupt are indicated by the bit 1158c also operate in a manner similar to that for the light pen interrupt.

Thus, the flip-flop 1222 subsequently assumes a logical 1 state when the  $\overline{\text{INT}}$  signal is activated due to a screen interrupt as well. With the screen interrupt mode bit 1158c at a logical 0 (mode 0), the  $\overline{\text{Q}}$  output of the bit 1158c is a logical 1 which causes the output of the NOR 65 gate 1224 to be a logical 0 and thus the output of the NOR gate 1250 depends upon the output of the NOR gate 1252.

The Q output of the flip-flop 1200 is set to 1 (after being clocked by M1) when the flip-flop 1198 is set and thus the  $\overline{Q}$  output of the flip-flop 1200 goes to 0. When the CPU acknowledges the interrupt (i.e., the state of the line 1236 becomes a 0) the output of the NOR gate 1252 becomes a logical 1. This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to reset. This in turn deactivates the interrupt signal  $\overline{INT}$ 

Had the screen interrupt mode bit 1158c been set to 1 (i.e., mode 1), the output of the NOR gate 1224 would go to 1 when the CPU signal M1 goes to 0 (i.e., after the next instruction). This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to be reset. Thus, the interrupt will be discarded if not acknowledged by the next instruction in mode 1.

The input feedback register is indicated at 1156 and comprises 8 bits 1156a-h (with bit 1156a typical of bits 1156a-d shown in greater detail in FIG. 68 and bit 1156e typical of bits 1156e-h shown in greater detail in FIG. 69). The D input and Q output of each bit of the interrupt feedback register 1156 is connected to the data bus 66b. The interrupt feedback register 1156 has an input connected to the register select line 1024 from the address decoder 1008 by which the CPU may address the interrupt feedback register and store interrupt data in the register. Each bit also has a latch enable input connected to the line 1236 which goes low when the CPU acknowledges the interrupt. Thus, when the CPU acknowledges an interrupt, the data contained within the interrupt feedback register 1156 is conducted to the data bus 66b and transmitted to the CPU. The bits 1156a-d have a reset input connected by a line 1260 through the Q output of the flip-flop 1200.

When the flip-flop 1200 contains a logical 1 indicating a screen interrupt, the  $\overline{Q}$  output is a logical 0 and the data stored in the bits 1156a-h by the CPU is conducted back to the CPU on the data bus 66 unmodified when the CPU acknowledges the interrupt. Since the data is unmodified, it indicates to the CPU that the interrupt was a screen interrupt. However, if the flip-flop 1200 contains a logical 0, the  $\overline{Q}$  output is a logical 1 which causes the bits 1156a-d to all conduct 0's onto the data bus 66 in response to an interrupt acknowledge signal indicating a light pen interrupt. The bits 1156e-h are conducted unmodified. Since the flip-flop 1200 is set by the occurrence of a screen interrupt, screen interrupts have priority over light pen interrupts.

The output of the line counter 1138 is shown in FIG. 44 to be also connected to a comparator 1262 which also has inputs from a vertical blank register 1264. The vertical blank register 1264 contains the line number at which pixel data from the display RAM is no longer used to define the pixels displayed on the screen and has the same address as the vertical blank register of the data chip but is utilized for a different purpose. When the line counter 1138 reaches the line number contained within the vertical blank register 1264, the comparator 1262 outputs a signal which is used by a memory cycle generator 1266 to activate a memory refresh cycle.

The memory cycle generator controls memory cycles generated by either CPU initiated reads or scan address generator read operations. The generator inputs include the CPU control signals MREQ, RD, IORQ, MI and RFSH, and address bits A12-A15 which are transmitted directly from the CPU. The RAS0-RAS3

outputs are generated by the memory cycle generator 1266 and are used to activate memory cycles. In the low resolution mode, only RASO is used to one bank of RAM (4K by 8). In the high resolution mode, all four RAS signals are used to control four banks of RAM 5 (16k $\times$ 8). Two other signals generated are WRCTL and LTCHDO which are control signals to the data chip. Also, a WAIT signal is generated to initiate a wait state in the CPU.

FIG. 45 and comprises 8 bits 1264a-h (with each bit logically similar to that shown in FIG. 50). The vertical blank register 1264 has a register select line 1016 at which the CPU may address the vertical blank register and input data from the data bus 66b which is the line 15 number at which "blanking" occurs. The Q and  $\overline{Q}$  output of each bit of the vertical blank register 1264 is connected to the comparator indicated generally at 1262 which comprises a programmed logic array 1268 which includes a plurality of pull-down transistors 1269 20 and pull-up transistors 1270 and a plurality of NOR gates 1271. The comparator 1262 also has inputs connected to the output of the line counter 1138 as previously mentioned.

the D input of a flip-flop 1272 (shown in greater detail in FIG. 64) which has a reset input connected to the output of a flip-flop 1300 (shown in greater detail in FIG. 58) which has an input connected to the most significant bit 1138h circuit of the line counter 1138. 30 The  $\overline{Q}$  output of the flip-flop 1272 is connected by a line 1274 to an input of the memory cycle generator indicated generally at 1266.

The memory cycle generator comprises a PLA 1275, which includes pull-down transistors 1276 and pull-up 35 function of the clock signal  $\Phi$  and  $\overline{PX}$  inputs to the logic transistors 1278, and a J-K flip-flop 1280 (shown in greater detail in FIG. 70). The generator 1266 further comprises J-K flip-flops 1282a-g (each of which is logically similar to that shown in greater detail in FIG. 66) and bits 4 and 5 of a function generator register (each of 40 which is logically similar to that shown in FIG. 50) having the same address as the function generator register of the data chip.

A RAS signal is generated for display RAM accesses and thus is the function of MREQ, and VIDNXT2 and 45 the address bits A12, A13 and A15 (to determine whether the memory access concerns the display RAM). A WAIT signal is generated to initiate a wait state in the CPU for all input and output operations (IORQ) to compensate for any delay due to the micro- 50 cycler since the CPU address bus and data bus "time share" the microcycle data bus. Wait states are similarly initiated for CPU read and write operations (for data and instructions). Two wait states from and to the display RAM are generated if the CPU is executing in- 55 structions in the display RAM.

An additional wait state is initiated if the CPU and the video processor attempt to access the display RAM at the same time. A WAIT signal is transmitted to the CPU when VIDNXT2 is active (indicating the next 60 memory access cycle is to be a video cycle) and the CPU also requests the display RAM (MREQ). LTCHDO becomes active when data being read from the display RAM is on the display RAM data bus. LTCHDO enables the OR/exclusive-OR circuit of the 65 data chip to latch up the data on the memory data bus. WRCTL indicates that the present memory cycle is a write operation rather than a read.

The relationship between the input signals MREQ,  $\overline{RD}$  from the CPU and the clock signal  $\Phi$  to the memory cycle generator outputs WAIT, RAS, WRCTL and LTCHDO are shown for CPU read and write operations to the display RAM with FIGS. 12A and D illustrating write operations and FIGS. 12B and C, read operations. FIGS. 12C and D illustrate the extra wait state generated when a CPU read or write conflicts with a video cycle by the video processor. The shaded The vertical blank register is indicated at 1264 in 10 areas of the MA0-MA5 lines are determined by the address bits MA0-MA5.

> The relationship between the inputs of CPU control signals IORO, RD and the clock signal Φ and the memory cycle output WAIT is shown for input/output read operations in FIGS. 12E and G and input/output write operations in FIG. 12F. FIG. 12E illustrates an I/O read from the switch matrix ports 10H-17H and FIG. 12G illustrates I/O reads from the other ports.

The RASO output of the address chip is shown in FIG. 10C to be connected to the D input of a flip-flop 956 of the logic elements 954, whose Q output carries the CS/RAS (chip select and row address strobe) signal for the display RAM 42 and is connected to the RAM control signal bus 958. The clear input of the flip-flop The output of the comparator 1262 is connected to 25 956 is connected to the output of a NAND gate 960 having inputs connected to the Q output of the flip-flop **956**, the clock signal  $\Phi$  from the buffer 100 and the  $\bar{Q}$ output of a flip-flop 962.

The D input of the flip-flop 962 is connected to the clock signal  $\Phi$  and the Q output is connected to the clock input of the flip-flop 956. The flip-flop 962 is clocked by the clock signal PX. The flip-flop 956 operates to invert the signal RASO and to delay it to produce the CS/RAS signal at its Q output, the delay being a elements 954.

The DATEN output of the data chip 54 is connected to the input of a NOR gate 964 having a grounded input and an output connected to the enable input of the tristate drivers 966a-h connected to the DO output of the RAM chips 104a-h, respectively. The output of the drivers are connected to the memory data bus 102.

The output of the NOR gate 964 is connected to the input of a NAND gate 968 whose output is connected to the control signal bus 958 and carries the write enable signal, WE. The other input of the NAND gate 968 is connected to the Q output of a flip-flop 970 whose D input is connected to the Q output of the flip-flop 962. The  $\overline{Q}$  output of the flip-flop 970 is connected to the control signal bus 958 and carries the column address strobe (CAS) signal. The flip-flop 970 is clocked by the output of a flip-flop 972 which is enabled by the  $\overline{PX}$  and PX clock signals.

When DATEN goes low, the output of the NOR gate 964 goes high which turns off the drivers 966a-h. Subsequently, when the clock signal from the  $\overline{Q}$  output of the flip-flop 970 goes high, the output of the NAND gate 968 goes low which enables the RAM's 104a-h to have data written in them.

## I/O CHIP

As noted before, the control handles 12a-d and the keypad 18 (FIG. 2) are connected to the I/O chip 50 and provide signals in response to manipulation by the players or operators to the I/O chip. The CPU 46 of the digital computer 44 receives the keypad and control handle input signals from the 1/O chip 50 in the digital form. The I/O chip has a music processor which pro-

vides audio signals to RF modulator 58 in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The interconnection of the I/O chip 50 within the system is shown in FIG. 10C. The I/O chip has inputs 5 MXD0-MXD7 connected to the microcycle data bus 66 and inputs RD and IORQ for the CPU control signals READ and INPUT/OUTPUT REQUEST, respectively and inputs for the clock signals  $\Phi$  and  $\overline{\Phi}$ .

Outputs POT0-POT1 are each operatively connected to one of the potentiometers of the player control handles 12a-d. A signal transmitted to one of the potentiometers results in a signal returned to input MONOS which will be more fully explained later. Outputs SO0-SO7 are selectively coupled to the keys and 15 switches of the keypad 18 and player control handles 12a-d of the switch matrix shown in FIG. 8. Activation of one of the outputs SO0-SO7 results in signals being received at the switch inputs SIO-SI7 also to be more fully explained later. The I/O chip has power supply 20 inputs VDD, VGG and VSS connected to +5 v, +10 v and ground, respectively, a TEST input connected to the +5 v supply and a RESET input connected to the extension plug 77.

The CPU communicates with the I/O chip shown in 25 block diagram in FIGS. 71A-C, through input and output instructions. Each input or output instruction has an address at which data is to be inputted from or outputted to. This address is transmitted to the input-/output chip 50 (FIG. 71A) via the microcycle data bus 30 66, tri-state buffer 1400, and I/O data bus 66c to a microcycle decoder 1402 which assembles the address in a manner similar to that described for the microcycle decoder of the data chip. The microcycle decoder 1402 assembles the 11 bit address, A0-A10, which is decoded 35 by an address decoder 1404. The address decoder 1404 has an input for the INPUT control signal and input for the OUTPUT control signal which are activated in conjunction with an input or an output instruction, respectively. The address decoder 1404 decodes the 40 address from the microcycle decoder 1402 and activates one of the select lines 1406-1415 with select lines 1406 comprising eight select lines SO0-SO7. The particular select line activated depends upon the address transmitted to the address decoder 1404 and the state of the 45 INPUT and OUTPUT control signals.

The select lines SO0-SO7 have addresses 10-17H and are activated with an input instruction. When one of these lines is activated, the switch matrix (shown in FIG. 8) will feedback the associated 8 bits of data on an 50 input bus, SI0-SI7 indicated at 1418 to a multiplexer 1420 which will gate the data to a data bus 66d which is connected to the microcycle data bus 66 by the tri-state buffer 1400. Thus for example, if an input instruction transmits the address 12H to the address decoder 1404, 55 output of the counter 1442 after the POT 0 line is actithe select line SO4 will be activated which will cause the keypad data indicated at 1422 (FIG. 8) of the switch matrix to be conducted to the microcycle data bus on the input data bus 1418.

The select lines 1407-1414 are output register select 60 lines. These lines are activated with the concurrence of the OUTPUT control signal (which is activated by an output instruction) and the associated address (Table II) of a master oscillator, tone A frequency, tone B frequency, tone C frequency, vibrato and noise volume 65 registers. In addition are the tone C volume, noise modulation, and MUX output registers and tone A and tone B volume output registers. These output registers are

part of the music processor in which the CPU loads data with output instructions. This data determines the characteristics of the audio signal that is generated.

The CPU can read the positions of the four potentiometers 17 of the four player control handles 12a-d (FIG. 1) through an analog-digital converter circuit indicated generally at 1422. The potentiometers are continuously scanned by the analog-digital (A-D) converter circuit and the digital results of the conversion are stored in the pot 0-3 registers 1424. The CPU reads these registers with input instructions.

The CPU can address the registers 1424 by transmitting the address of one of the registers to the address decoder 1404 which activates the select line 1415. A potentiometer (or pot) register address decoder 1426 has an input for the select line 1415 as well as the address bits A0 and A1. The pot register address decoder 1426 decodes these inputs to select one of the four registers, pot 0-pot 3. A selected register feeds back all 0's when the corresponding potentiometer is turned fully counterclockwise and all 1's when turned fully clockwise.

The output of a 2-bit "scan" counter 1428 is connected to the inputs of a scan decoder 1430 which has a 4-bit output line 1432 indicated as POT 0-3 and 4 register select lines connected to the pot 0-3 registers 1424. Each line of the POT 0-3 lines 1432 is operatively connected to an associated potentiometer. Thus, for example, the POT 0 line of the line 1432 is shown connected to the associated potentiometer 17 of the player control handle 12a in FIG. 72. The potentiometer is connected to a capacitor 1436 having an output line 1438 which carries the analog signal MONOS.

Referring back to FIG. 71A, a comparator 1440 has an input for the analog signal MONOS which is compared to a reference signal REF. The output of the comparator 1440 is connected to a counter 1442 which counts until the voltage signal MONOS across the capacitor 1436 reaches the reference REF.

The scan decoder 1430 decodes the output of the scan counter 1428 to sequentially activate the POT 0, POT 1, POT 2 and POT 3 lines of the lines 1432. Thus, when the POT 0 line is activated, the capacitor 1436 shown in FIG. 72 will begin to charge and the MONOS analog signal will begin rising. As the MONOS signal rises, the counter 1442 continues counting until the MONOS signal reaches the RAF signal. At that point, the counter 1442 stops. The rate at which the capacitor charges is related to the setting of the associated potentiometer. Thus the count that the counter 1442 reaches is determined by the potentiometer setting.

Synchronously with the sequential activation of the output lines 1432, the register select lines 1434 are activated such that the pot 0 register is selected to input the vated and the output of the counter 1442 is determined by the setting of the potentiometer of the control handle 12a. Next, the pot 1 register is selected to input the digital data representing the setting of the potentiometer of the control handle 12b, etc.

The CPU may then input this data by sending the corresponding addresses of the potentiometer registers 1424 (Table II) to the address decoder 1404 and pot register address decoder 1426. Each of the pot 0-3 registers 1424 are connected to the multiplexer 1420 by an 8 bit output line 1444. The multiplexer 1420 has an input for the line 1415 such that when an address corresponding to one of the pot 0-3 registers 1424 is sent by the CPU to input the data contained by the registers 1424, the multiplexer 1420 selects the 8 bits of data on the line 1444 from the registers 1424 and conducts them to the

The I/O chip is shown in greater detail in FIGS. 5 73A-M with a composite diagram of FIGS. 73A-M shown in greater detail in FIG. 74. The microcycle decoder is indicated generally at 1402 in FIG. 73 and comprises 11 bit circuits 1402a-k for the address bits A0-A10, respectively, (with the decoder bit circuit 10 1402a typical of the bits 1402a-k shown in greater detail in FIG. 75). The low address bits A0-A7 are loaded by the bit circuits 1402a-h of the microcycle decoder 1402 on the control signal LDL1, with the high address bits A8-A10 loaded on the control signal LDH1 in a man- 15 ner similar to that for the microcycle decoders of the address and data chips.

The address decoder is indicated generally at 1404 in FIG. 73 and comprises a PLA just as for the address and data chips. The address decoder 1404 decodes the ad- 20 dress bits from the microcycle decoder 1402 and activates one of the switch matrix input port select lines SO0-SO7 indicated at 1406, (each of which is the output of a driver 1704, shown in greater detail in FIG. 76) if the corresponding address is present as well as the 25 control signal INPUT on line 1446. Similarly, the address bits can be decoded to activate the associated music processor output port select lines 1407-1414 if the output control signal OUTPUT on line 1448 is active. All the music processor registers can be loaded with 30 one Z-80 OTIR instruction. The contents of register C should be sent to output port address 18H, register B to 8H and HL should point to the 8 bytes of data. The output lines 1451 are sequentially activated such that the register select lines 1414-1407 are sequentially acti- 35 vated with the data pointed to by HL going to output port 17H (noise volume register) and the next 7 bytes going to output ports 16H-10H.

The pot register input select line 1415 of the address decoder 1404 is also indicated. The switch input lines 40 SI0-SI7 are indicated generally at 1418 and are operatively connected to the multiplexer indicated generally at 1420. The gates of the transistor switches which comprise the multiplexer 1420 are connected to the output of an inverter 1450 whose input is connected to 45 the line 1415. When the logic state of the line 1415 is a logical 1, the pot 0-3 registers 1424 are selected causing output of the inverter 1450 to be a logical 0 which turns off the transistor switches of the multiplexer 1420 thereby turning off the SI0-SI7 inputs.

The pot 0-3 registers are indicated generally at 1424 (with the least significant bit 1424a of the pot 0 register typical of the bits of the registers 1424, shown in greater detail in FIG. 77.) The output of each of the potentiometer registers 1424 is connected by the 8-bit output line 55 1444 to the output of the associated transistor switches of the multiplexer 1420. The output of the switches of the multiplexer 1420 are also connected to the 2 input of the tri-state buffer indicated generally at 1400 (with unit 1400a, typical of the 8 units of the tri-state buffer 1400 60 of the output lines 1432. shown in greater detail in FIG. 78) by the I/O chip data bus 66d. The input/output terminal 3 of each unit of the tri-state buffer 1400 is connected to the microcycle data

output of an inverting gate 1553 (shown in greater detail in FIG. 79) which has an input line 1555 and an input line 1557, both from the address decoder 1404. The line

1555 is activated by addresses 10H-17H (the switch matrix input ports) and the line 1557 is activated by addresses 1CH-1FH (the potentiometer input registers). The activation of either line allows the tri-state buffer 1400 to transmit the data from the switch matrix or the potentiometer registers to the microcycle data bus 66.

The scan counter is indicated generally at 1428 in FIG. 73 and comprises a 2-bit counter (with the least significant bit 1428a shown in greater detail in FIG. 80). The inputs of the counter 1428 are connected to the output of a flip-flop 1452, the output of which is connected to an input line 1454 which carries the clock signal. The output of the scan counter 1428 is connected to the scan decoder indicated generally at 1430 which comprises a PLA having four output lines 1432 and four output lines 1434.

The output lines 1432 are connected to the POT 0, POT 1, POT 2 and POT 3 output pins of the I/O chip, respectively, by a buffer 1456 (shown in greater detail in FIG. 81). Each of the output lines 1434 of the PLA of the decoder 1430 are connected to a register select input 4 of each bit of a register of the pot 0-3 registers 1424.

As the counter 1428 cycles through its 4 output states (as it is a 2-bit counter) the POT 0-3 lines of the output lines 1432 are sequentially activated. As each output line is activated, a capacitor operatively connected to the potentiometer associated with that particular output line charges at a rate as determined by the setting of the potentiometer. The output of each capacitor is operatively connected to the MONOS input 1658 of the I/O chip which is connected by a resistor 1660 to the input of the comparator 1440. The comparator 1440 has another input connected to the junction of a voltage divider 1662 which generates the voltage reference signal

The output of the comparator 1440 is connected to the input of a plurality of logic elements indicated at 1664 which includes gates 1666-1669, with gate 1666, typical of gates 1666-1669 (shown in greater detail in FIG. 82). Also included are gates 1670-1672 (with gates 1670 and 1672 shown in greater detail in FIG. 83.) (The gate 1671 is also logically similar to that shown in FIG. 83, but VDD and VSS are interchanged.)

The output 4 of the gate 1666 is connected to a stop input 6 of each bit of the counter indicated generally at 1442 (with bit 1442a typical of the bits of the counter 1442 shown in greater detail in FIG. 84). The counter 1442 is clocked by a 2-bit counter 1678 (with bit 0 or 1678a, and bit 1, or 1678b, shown in greater detail in 50 FIGS. 85 and 86, respectively, and buffer 1679 shown in greater detail in FIG. 87). The counter 1678 has an input for the clock signal  $\Phi$  from a buffer 1681 (also shown in greater detail in FIG. 87.) The output of the counter 1678 at the buffer 1568 is the clock signal  $\Phi$ divided by four. The counter 1442 counts until the MONOS signal reaches that of the REF reference signal such that the count contained within the counter 1442 is proportional to the potentiometer setting of the potentiometer associated with the particular output line

Synchronously with the activation of the output lines 1432, the pot register select lines 1434 are sequentially enabled such that pot 0 of the registers 1424 is selected and enabled to latch up the data output of the counter The 1 input of each buffer unit is connected to the 65 1442 when the counter 1442 indicates the positional setting of the potentiometer ("pot 0") associated with control handle 12a, etc. Accordingly, the output of each bit of the counter 1442 is connected by the logic

gates indicated generally at 1468 to the 1 input of a bit of each register of the potentiometer registers 1424.

When a particular pot line of the POT0-POT3 lines 1432 is activated, the associated capacitor begins charging until the MONOS signal on the line 1658 reaches the REF voltage as determined by the comparator 1440. One delay later (gate 1666), the counter 1442 is stopped. If IORQ is not active, one delay later (gate 1667) the output lines 1434 of the scan decoder are enabled so that one of the pot registers 1424, corresponding to the count of the scan counter 1430, can latch up the count output of the counter 1442. One delay later (gate 1671), the output lines 1432 are turned off. Also one delay after gate 1667 (gate 1668), the scan counter is incremented and the counter 1442 is reset.

One delay later (gate 1670), a DISCHARGE signal on a line 1674 (which is the output of a buffer 1676 shown in greater detail in FIG. 88) discharges the capacitor. When the counter 1442 reaches 64, one delay later (gate 1670) the DISCHARGE signal is turned off. Two delays (gates 1669 and 1671) after the counter 1442 reaches 64, the POT0-POT3 lines 1432 are enabled so that the particular pot line of the lines 1432 corresponding to the incremented count of the scan counter 1428 is activated to start the cycle all over.

The pot register address decoder is indicated generally at 1426 in FIG. 73 and comprises a PLA having an input line 1415 from the address decoder 1404 and input lines 1469 and 1471 for the address bits A0 and A1, respectively. The CPU can read the contents of any particular potentiometer register 1424 by transmitting the appropriate address to the address decoder which activates the line 1415. The address bits A0 and A1 come directly from the microcycle decoder 1402 and determine which of the 4 registers, pot 0-3, is selected.

The INPUT and OUTPUT control signals are generated on the output lines 1446 and 1448, respectively, of a generator indicated generally at 1680 and includes gates 1682-1686 (and are logically similar to that shown in FIG. 89). Also included is counter bit 1688 (shown in greater detail in FIG. 86).

# MUSIC PROCESSOR

A block diagram of the music processor of the I/O 45 chip is shown in FIG. 71B and C. The music processor can be divided into two sections. The first section (shown in FIG. 71B) generates a master oscillator frequency and the second section (shown in FIG. 71C) uses the master oscillator frequency to generate tone 50 frequencies and the analog AUDIO output.

The frequency of the master oscillator is determined by the contents of several output registers. The contents of all registers in the music processor are set by output instructions from the CPU.

The master oscillator frequency is a square wave whose frequency is determined by 8 binary inputs to a master oscillator 1470 and a clock signal. This 8 bit input word is the sum of the contents of a master oscillator register 1472 (having address 10H which activates 60 the register select line 1407) and the output of a multiplexer 1474. The multiplexer 1474 is controlled by the output of a one bit multiplexer register 1476 (having address 15H which activates the register select line 1412). The addition of the contents of the master oscillator register 1472 and the output of the multiplexer 1474 is performed by an 8 bit adder 1478 which has an 8 bit output connected to the master oscillator 1470.

64

If the multiplexer register 1476 contains a logical 0, then the data from a "vibrato" system, indicated generally at 1480, will be conducted through the multiplexer 1474. The 2 bits from a 2-bit vibrato frequency register 1482 (having address 14H) determine the frequency of the square wave output of a low frequency oscillator 1484. The output of the low frequency oscillator 1484 is operatively connected to the input of a set of logic gates 1486 represented by an AND gate. The vibrato system 1480 further comprises a 6-bit vibrato register 1488 (also having address 14H) which is operatively connected by a 6 bit output line to the "AND" gate 1486. The 6-bit word at the output of the AND gate oscillates between 0 and the contents of the vibrato register 1488 since the contents of the vibrato register 1488 are being "ANDed" with the output of the low frequency oscillator 1484, with the frequency of oscillation determined by the contents of the vibrato frequency register 1482. The 6-bit output word of the AND gate 1486, along with 2 logical 0 bits (when the MUX register 1476 contains a logical 0) are conducted through the multiplexer 1474 to the 8 bit adder 1478 to be added to the contents of the master oscillator register. This causes the master oscillator frequency to be modulated between two vaiues since the frequency is a function of alternatively the contents of the master oscillator register and the sum of the contents of the master oscillator register and the output of AND gates 1486 thus giving a vibrato effect.

If the multiplexer register 1476 contains a logical 1, the data from a "noise" system, indicated generally at 1490, will be conducted through the multiplexer 1474 to the 8-bit adder 1478. An 8-bit "noise volume" register 1492 is operatively connected to the input of a set of gates 1494 also represented by an AND gate. An 8-bit noise generator 1496 is also operatively connected to the inputs of the "AND" gate 1494. The output of the noise generator is an 8-bit word that constantly varies. The gate 1494 functions as 8 AND gates so that each output bit of the noise volume register 1492 is ANDed with an output bit of the noise generator 1496. Thus the 8 bit output word from the noise volume register determines which bits from the noise generator will be present at the output of the gates 1494. Accordingly, if a bit in the noise volume register 1492 is 0, the corresponding bit at the output of the gates 1494 will also be 0. If a bit in the noise volume register is 1, the corresponding bit at the output of the AND gate will be a noise bit from the noise generator. This 8 bit word from the gates 1494 is conducted through the multiplexer 1474 (when the multiplexer register 1476 contains a 1) to the 8-bit adder 1478. Thus, the master oscillator frequency can be modulated by noise. Modulation can be completely disabled by setting the noise volume register 1492 to 0 if noise modulation is being used, or by setting the vibrato register 1488 to 0 when vibrato is used.

In the second part of the music processor shown in FIG. 71C, the square wave from the master oscillator on the output line 1498 of the master oscillator 1470 (FIG. 71B) is conducted to the clock input of 3 tone generator circuits, tone generators A, B, and C indicated at 1500, 1502 and 1504, respectively, which produce square waves at their outputs. The frequency of the outputs of each tone generator is determined by the contents of an associated tone generator register and the master oscillator frequency. Accordingly, a tone generator "A" register 1506 is connected to the input of the tone generator A, a tone generator "B" register 1508 is connected to the input of the tone generator B and a

tone generator "C" register 1510 is connected to the inputs of the tone generator C.

The output of the tone generator A which carries the square wave output is operatively connected to the inputs of a set of gates indicated at 1512 which function as 4 AND gates, with the other 4 inputs of the "AND" gates 1512 operatively connected to the outputs of a tone volume "A" register 1514. The 4-bit output word of the AND gate 1512 oscillates between 0 and the contents of the tone volume "A" register 1514 at the frequency of the output of the tone generator A.

Similarly, the output of the tone generator B is operatively connected to the inputs of 4 "AND" gates indicated at 1516 with the other 4 inputs operatively connected to the outputs of a 4-bit tone volume "B" register 1518 and the output of the tone generator C operatively connected to the inputs of 4 "AND" gates 1520 with the other 4 inputs of the AND gates 1520 operatively connected to the outputs of a 4 bit tone volume "C" register 20 1522. The four-bit output of each set of AND gates oscillates between 0 and the contents of the associated tone volume register.

The output of the AND gates 1512 is operatively connected to a digital-analog converter 1524 whose 25 output oscillates between ground and a positive analog voltage determined by the contents of the tone volume "A" register 1514 at a frequency determined by the tone generator A. Similarly, the output of the AND gates 1516 are operatively connected to a digital-analog converter 1526 and the outputs of the AND gates 1520 are operatively connected to a digital-analog converter 1528.

A 4th tone generator comprises a set of gates indicated at 1530 which function as 4 AND gates which each have an input operatively connected to a line 1532 which carries a bit from the noise generator 1496 (FIG. 71B). The output of this bit of the noise generator 1496 is a square wave having a constantly varying frequency. 40 The input 1532 is ANDed with 4 volume bits on lines 1534 from the noise volume register 1492 (FIG. 71B). The set of AND gates 1530 operate the same way as the AND gates for the tones A-C, except that a noise modulation register 1536 (having address 15H which acti- 45 multiplexer in which the outputs from the vibrato frevates register select line 1412) must contain a logical 1 for the outputs of the AND gate 1530 to oscillate.

The outputs of the AND gates 1530 are operatively connected to a digital-analog converter 1538. The analog outputs of the 4 D-A converters 1524, 1526, 1528 <sup>50</sup> and 1538 are summed to produce a single audio output. AUDIO. This output is transmitted to the RF modulator 58 (FIG. 2).

The master oscillator is indicated generally at 1470 in FIG. 73 and comprises a programmable counter which can count up to FFH from the number presented at its program input. The programmable counter includes 8 units 1542a-h (with unit 1542a, typical of units 1542a-g, shown in greater detail in FIG. 90 and unit 1542h shown 60 in greater detail in FIG. 91) and a PLA indicated generally at 1544. The units 1542a-h have inputs 4 and 5 for the clock signal  $\Phi$  from the buffer 1681. The frequency, Fm, of the master oscillator 1470 is a function of the contents of the master oscillator register and the clock 65 signal and is given by the following formula (in the absence of any modulation by the vibrato system 1480 or noise system 1490):

$$Fm = \frac{1789}{\text{(contents of Master Osc. Reg. 1472)} + 1} \text{ Khz}$$

The master oscillator register is indicated generally at 1472 and comprises 8 bits (with each bit circuit logically similar to that shown in FIG. 75), each having an input for the register select line 1407. The output of the master oscillator register 1472 is connected to the inputs of the 8-bit adder indicated at 1478 which comprises 8 bits 1478a-h. (Bit 1478b, typical of bits 1478a-g is shown in greater detail in FIG. 92 with bit 1478h shown in greater detail in FIG. 93.) The outputs of the adder are connected to the program inputs 1 of the master oscillator 1470.

The other inputs of the 8-bit adder 1478 are connected to the outputs of the multiplexer indicated generally at 1474. The output of the 8 bit adder 1478 is the sum of the contents of the master oscillator register 1472 and the output of the multiplexer 1474, which determines the frequency of which the master oscillator 1470 oscillates.

The multiplexer 1474 is shown in FIG. 73 to comprise a plurality of transistor switches 1546 and 1547. The gates of switches 1547 are connected by an inverter 1548 to an input line 1550 with the gates of the switches 1546 connected to the output of the inverter 1548 by an inverter 1549. The input line 1550 is connected to the output of the multiplexer register 1476 which is bit 4 of the output register having address 15H shown in FIG. 73 (with bit 4 shown in greater detail in FIG. 75).

The "AND" gates 1486 are shown to comprise a plurality of NOR gates indicated at 1486 whose inputs are connected to the 6 outputs of the bits 1488a-f of the vibrato register 1488 (each bit being logically similar to that shown in FIG. 75). The vibrato register 1488 is the first 6 bits of the output register having the address 14H and the register select line 1411. The last 2 bits 1482a and b (also shown in greater detail in FIG. 75) comprise the vibrato frequency register 1482. The output of the 2 bits 1482a and b are connected to the inputs of the low frequency oscillator indicated generally at 1484.

The low frequency oscillator 1484 comprises a 4-to-1 quency register 1482 are connected by a plurality of logic gates 1552 to the gates of four transistor switches 1554 of the multiplexer. The inputs of the transistor switches 1554 are connected to the 4 most significant bits 1556a-d of a counter comprising 13 bits 1556a-m. (The bit 1556a, typical of the bits 1556a-l, is shown in greater detail in FIG. 83 with the bit 1556m shown in greater detail in FIG. 85.)

The output of the transistor switches 1554 are connected to one another and to the other inputs of the NOR gates 1486. The logic state of the bits of the vibrato frequency register 1482 determine which of the outputs of the bits 1556a-d are selected which determines the frequency of oscillation of the output of the low frequency oscillator 1484. The value 00 of the bits of the vibrato frequency register correspond to the lowest frequency and the value 11 corresponds to the highest. When the output of the low frequency oscillator 1484 is a logical 1, the NOR gates 1486 are each a logical 0, otherwise the contents of the vibrato frequency register 1482 are inverted and conducted to the multiplexer 1474. In this manner, the contents of the vibrato register 1488 are "ANDed" (negative logic) by

the NOR gates 1486 with the output of the low frequency oscillator 1484.

The set of "AND" gates 1494 are shown to comprise a plurality of NOR gates indicated at 1494 in FIG. 73. The noise generator comprises a number generator and 5 is indicated generally at 1496. The number generator comprises a 15-bit shift register 1558 (with each bit logically similar to that shown in FIG. 94) and an exclusive-OR gate indicated at 1560. The inputs of the NOR gates 1494 are connected to the outputs of the 8 most 10 significant bits of the shift register 1558. The output of the two most significant bits are connected to the inputs of the exclusive-OR gate 1560 whose output is connected to the input of the least significant bit of the shift register 1558. The output of the 8 most significant bits of 15 the shift register 1558 is a binary number that constantly changes with each clock signal to the shift register 1558. The other inputs of the NOR gates 1494 are connected to the outputs of noise volume register indicated at 1492 (each bit being logically similar to that shown in FIG. 75) and having an input connected to the register select line 1414. The shift register 1558 is clocked by a 4 bit counter 1559, having bits 1559a-d and an input connected to the output of the buffer 1679 of the counter 1678, which also provides the clock signal for counter 1556 of the low frequency oscillator 1484. (The bit 1559a is shown in greater detail in FIG. 85 with bit 1559b, typical of the bits 1559b-d, shown in greater detail in FIG. 86.)

If any particular bit of the noise volume register 1492 is a logical 1, the output of the corresponding NOR gate of the NOR gates 1494 is a logical 0. Otherwise, the output of the corresponding NOR gate 1494 is the inverse of the associated bit from the noise generator 1496. In this manner, the output of the noise generator 1496 is "ANDed" (negative logic) with the output of the 8 bits of the noise volume register 1492. The contents of the multiplexer register 1476 on line 1550 determines whether the multiplexer 1474 conducts the output of the NOR gates 1486 from the vibrato system or the output of the NOR gates 1494 from the noise system, to be summed with the contents of the master oscillator register 1472 by the 8 bit adder 1478.

The master oscillator 1470 further comprises a plurality of logic elements indicated at 1562 (which include gates 1564 and 1566 which are logically similar to the 45 gates shown in FIG. 82 and a buffer 1568 shown in greater detail in FIG. 87) having an input connected to the output of the PLA 1544 of the master oscillator 1470. The outputs of the buffer 1568 are connected to the clock inputs of the tone generators A, B and C, by the lines 1498. The tone generator "A" register 1506 and the tone generator A are shown to comprise an 8-unit circuit, which include a programmable counter, indicated at 1570 (with a unit 1570a, typical of the units of the circuit 1570, with the exception of the unit 1570b, 55 shown in greater detail in FIG. 95 and the unit 1570b shown in greater detail in FIG. 96). The frequency of tone A is a function of the master oscillator frequency and the contents of the tone generator A register and is given by the following formula:

$$Fa = \frac{Fm}{2(\text{contents of tone gen. } A \text{ reg } 1506)}$$

The output line of the unit 1570a of the tone A circuit 65 1570 is connected to the input of a toggle flip-flop 1572 (shown in greater detail in FIG. 92) which has an output line 1574 which carries the output of the tone generator

A. The tone generator B register 1508 and tone generator B as well as the tone generator C register 1510 and tone generator C are logically similar to the tone A circuit 1570 and toggle flip-flop 1572. The tone generator B register and tone generator B are indicated generally at the circuit 1576 and toggle flip-flop 1578 with the tone generator C register and tone generator C indicated generally at circuit 1580 and toggle flip-flop 1582.

The output 1574 of the toggle flip-flop 1572 of the tone generator A is connected to an input of a PLA 1584 which also has inputs connected to the outputs of the tone volume "A" register 1514 (which are the four lower bits of the output register having address 16H and register select line 1414 with a bit shown in greater detail in FIG. 75). The PLA 1584 has a plurality of output lines which are connected to a resistor network 1586, the outputs of which are connected to a single output line 1588 which carries the analog signal AUDIO.

The PLA 1584 includes a plurality of pull-down transistors 1590 which couple each of the output lines of the PLA 1584 to the line 1574 which carries the output of the tone generator A. Thus, the output lines of the PLA 1584 all go to a logical 0 when the line 1574 goes to a logical 1 whereby the output of the PLA 1584 oscillates at the same frequency as the output of the tone generator A. The remaining portion of the PLA 1592 decodes the output of the tone A volume register 1514 to selectively activate one of the output lines of the PLA 1584 (when the line 1574 from the tone generator A register is low). The resistor network 1586 produces an analog voltage in dependence upon the particular output line of the PLA 1584 activated.

Since the output of the PLA 1584 goes low each time the line 1574 goes low, the output of the tone A volume register 1514 is in a sense, ANDed with the output of the tone A generator. Thus the "AND" gates 1512 comprise the pull-down transistors 1590. The D-A converter 1524 (FIG. 71C) comprises the PLA 1584 and resistor network 1586.

The output of the tone generators B and C are connected in a similar manner to PLAs 1594 and 1596, respectively. The outputs of each bit of the tone volume B register 1518 (with each bit shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1594. The outputs of the tone volume C register 1522 (with each bit also shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1596. The outputs of the PLA 1596 and the PLA 1586 are connected to the inputs of the resistor network 1586.

The output of the most significant bit of the shift register 1558 of the noise generator 1496 is connected to the input of a NOR gate 1598 whose output is connected by an inverter 1600 to a PLA 1602. The other input of the NOR gate 1598 is connected to the noise modulation register 1536 which is the most significant bit (shown in greater detail in (FIG. 75) of the output register having address 15H and register select line 1412. The PLA 1602 has inputs connected to the output of the 4 most significant bits of the noise volume register 1492 and the output of the PLA 1602 is also connected to the resistor network 1586. The set of "AND" gates 1530 comprise the plurality of pull-down transistors 1604 of the PLA 1602 with the digital-analog converter 1538 comprising the remainder of the PLA 1602 and resistor network 1586 in a manner similar to the tone generators. The resistor network 1586 has a common summing point 1540 which is connected to the output line 1588 which carries the analog signal AUDIO. In this manner, the AUDIO signal is the sum of the tones A, B and C, generated by the tone generators A, B and C (at their respective volumes), and the noise generator 5 (at its respective volume).

The LDL1 and LDH1 signals for the microcycle decoder 1402 are generated by a generator indicated generally at 1690. The generator has inputs for the clock signals  $\Phi$  and  $\overline{\Phi}$  and the CPU control signal  $\overline{10}$  IORQ and outputs 1692 and 1694 for the signals LDL1 and LDH1, respectively. The generator comprises gates 1696 and 1698 (each of which is logically similar to the gate shown in FIG. 82) and NOR gate 1700 and 1702. The address bits A0-A7 are latched up in the microcycle decoder 1402 on the signal LDL1 with the address bits A8-A10 latched on the signal LDH1, just as for the address and data chips.

The video processor allows the easy manipulation of pixel data to be written to the display RAM. With one memory write instruction, pixel data can be taken from the CPU, modified by the video processor and sent to the display RAM. The modifications include expanding, shifting or rotating, flopping, and ORing or exclusive-ORing the pixel data. This allows a greater amount of data to be handled in a given time which in turn allows greater complexity in the games and computer functions to be performed.

Furthermore, although only 2 bits of memory space in the display RAM are used to define a pixel on the display screen, the present system allows the associated pixel to be presented in one of 32 colors and one of eight different intensities. Color registers of a greater capacity than 8 bits would provide an even larger selection of colors and intensities.

The colors and intensities of the entire or portions of the screen may be changed with one instruction without changing the contents of the display RAM by changing the horizontal color boundary. The colors and intensities may also be changed by changing the data in the color registers. The screen interrupt is programmable to allow these registers to be changed after any particular scan line so that 256 color/intensity combinations may be on the screen at one time in any one field of the raster ascan.

The music processor is fully digital and adapted to produce a variety of sounds including melodies and noises by loading a plurality of registers. The tones produced can be modulated to produce a vibrato effect 50 or can be modulated by noise.

Since the cassette ROM is removable and replaceable, the programming of the system is easily modified to allow the particular game or function performed to also be changed.

The system has a basic program the listing for which is set out in Appendix A. Each game or function has a separate program (with the program listing for representative games, "Gunfight" set out in Appendix B). Each game or function can utilize the basic program 60 routines which include routines for creating screen images including initialization, character display, coordinate conversion and object vectoring. Other routines decrement timers, play music and produce sounds. There are routines to read the keypad and control handles and input game selections and options. There are also math routines for manipulating floating binary coded decimal (BCD) numbers.

A "flow chart" for the power up sequence is given below in Table IV:

### TABLE IV

POWER UP SEQUENCE
Disable interrupts
Set CONSUMER/COMMERCIAL port to CONSUMER
IF Address 2000H = C3H
Jump to address 2000H
ENDIF

Clear all system RAM
Clear shifter
Set timeout count to max
Clear music ports
Set vertical blank
Set interrupt mode
Set horizontal color boundary

Set color ports
Activate system interrupt routine

IF Address 2000H = 55H
Menu Inx—Cassette menu
ELSE

ENDIF
Call system menu routine

A flow chart describing the sequence performed to allow the user to select a game from the "menu" is set out in Table V below:

Menu Inx←On board menu

### TABLE V

	SYSTEM MENU ROUTINE
	Clear Screen
Display line:	Paint Banner
	Display 'SELECT GAME' on banner
	Line number ← 1
	Display line number at screen (character 1, line number)
	Display '-' at screen (character 2,
	line number)
	Display title (menu inx) at screen (character 3,
	line number)
40 Wait: 45	Line number ← line number + 1
	Menu inx ← menu inx+1
	IF title (menu inx) ≠ zero
	Go to display line
	ENDIF
	Call system get number routine
	IF number = 0 or number ≥ line number
	Display '?' at screen (character 1, line 11)
	Go to wait
	ENDIF
	Go to game (number)

Finally, a flow chart outlining the program for the "Gunfight" game is set out in Table VI:

## TABLE VI

Get Max. Score Clear Ram Set vertical blank, horz. color boundary, interrupt mode Set colors Play Streets of Laredo STRND: Start round Init Bullets and timers Set up screen Display scores Display "Get Ready" Put up proper number of Cacti, Trees & Wagon Set up vectors so cowboys walk out Start interrupts Pause until cowboys walk out Erase "Get Ready LOOP: Call sentry (check for a change of input) Call DOIT If bullet hit anything kill object and set death flag if cowboy killed Go to LOOP DOIT:

```
TABLE VI-continued
```

```
If time up for round
            Exit
            Go to STRND
     Fise
     If Death Flag SET
            Exit
            Go to STRND
      If Player 1 or Player 2 Pot moved
            Update new arm angle
      Filse
      If Player 1 or Player 2 Joystick moved
             Update new velocity
      If key depressed
             Coffee break
      Fise
      If Player 1 or Player 2 trigger pulled
             Fire Bullet
      If 1 second has elapsed
             Update new time
      ENDIF
Exit
Interrupt Routine:
       Bump all time bases
       Erase all active bullets
       Vector bullets
       Write bullets to new location
       Set each bullets hit flag if it
       hit something
       Erase next object in write QUEUE
       Vector that object
       Write that object to new location
       Put object back in QUEUE
       SCHED next interrupt
       EXIT
```

It should be noted that the computer or processor may form a part of the video processor and/or a part of the music processor so that the video processor and/or music processor may stand alone, with only minimal instructions from a central processor. This likewise may be employed for input/output processors. Thus, the term "computer" as used herein, together with its associated hardware, may be in the video, music and/or input/output processors. The so-called intelligence of the system may thus be split or divided between the individual processors and the central processor.

It will, of course, be understood that modifications of the present invention, in its various aspects, will be apparent to those skilled in the art, some being apparent only after study, and others being matters of routine electronic and logic design. As such, the scope of the invention should not be limited by the particular embodiment and specific construction herein described, but should be defined only by the appended claims, and equivalents thereof.

Various features of the invention are set forth in the following claims.

OPKIDETAR Z-SIL ERIKS RSSEPTATER INNY VIDATIONA SYSTEM

```
COMENI
                            (計分)(計算)
FORKE ORDER
             SIMI LIME
                      ; *******************
                (1)
                      ; * HOME, VIDEO GAME EQUATES *
                31
                        *********
                Ţ,
                33
                      į
                      ; RSSLIPLY CONTROL
                ~(4
                36
                                              ; 🕶 SET 10 1 HIER RHRINNING EXPEND IMPLEMENTED
                    XIMIXIN FILL 1.
                36
HARRY
                                              ; ## SET 10 1 NHEN HEN HERONARD, IS KERDY
                    I IN AKHAN
                \mathcal{G}
MAKE
                38
                       ; GENERAL GOODTES
                39
                    NUMBER FALL SUPPORT
                48
240000
                                              ; FIRST HODRESS IN CRESHITE
                                 2500
                    FIRSTO EAU
                41
>2660
                    SCREEN EUU
                 42
20000
                                               ; HYTES HER LINE
                            FRU
                                  411
                    KYILM
39990
                 43
                                              ; RITS HER LINE
                    BJ7541
                            FOLL
                                 160
                 44
20090
                    ; STUFF IN SYSTEM DOME VECTOR
                 45
                                              ; SECONDS AND GAME TIME MUSIC
                                  2664
                 46
                     STIKER EQU
2020
                                               ; Custon Timers
                     CTIMER
                            EQU
                                  2004
                 47
20203
                                               ; SYSTEM FORT DESCRIPTOR
                                  266H
                 48
                     ENTSYS
                            EW
3929K
                                               ; SWALL FUNT DESCRIPTOR
                 49
                     ENTSHL.
                             EQU
                                  240H
X0200
                                               ; KEYMICK OF FILL KEYS
                 58
                     FILKEYS
                            EQU
                                  234H
X214
                                               ; HEAD OF UNBURND HIM
                                  113153
                            EW
                 51.
                     M-NUST
31590
                                               ; ADDRESS OF MAX SCORE!
                             EQU
                                  24FH
                 52
                     MXSCR
3021E
                                               ; HODRESS OF '# OF MERYERS'
                     NOMERY EQUI 22/8H
                 53
X228
                                               ; FIDDRESS OF "I UF GIVES"
                     HOGHE EOU 25H
                 54
X82.5
                       ; BITS IN PROCESSOR FLAG BYTE
                 55
                                               ; SIGN BIT
                     PSHSGN ERU
                 56
X0007
```

30

```
4,301,503
                         75
                                                                                  76
                     CRIAK
1999C
                116
                             EQU
XXX
                     CRIXL
                              EQU
                                   2
                                                ; IX
                117
                     CEIXH
                              EQU
                                   3
2000C
                118
                                                ; DE
                     OF
                              EQU
                                   4
                119
1999C
                126
                     (10)
                              EWU
                                   5
2000
                                                 ; BC
                                   6
                     CHC
                              EGU
X0006
                121
                              EQU
                                   7
20007
                122
                     CBR
                                                 ; <del>[F</del>
399K
                123
                     CHELHG EQU
                                   8
                     CBR
                              EQU
                                   9
20003
                124
                              EQU
                                   66tH
                125
                     (11
>000R
                126
                     CBH
                              EQU
                                   HH
X899K
                     ; SENTRY RETURN CODE EQUATES:
                127
                                                 ; NOTHING HAPPENED
                              EQU
                                   Ø
20000
                128
                     SIL
                                                 ; COUNTER-TIBLE 1 THRU 8
                      5016
                              ERU
                                   1.
HANK
                129
                                   2
                              ERU
39992
                130
                     SC13.
                                   3
                131
                     5012
                              ERU
HIMIX
MARK
                10
                     SCES
                              EQU
                                   4
                     SCT4
                              FWU
                                   5
                133
XHH5
                134
                     5015
                              E00
                                   6
X4(44.
                     5016
                              EQU
                                   7
                135
XIIII
                     5017
                              FOU
                176.
                                   Ŕ
SHOWS:
                              FQU
                                   Ģ
                                                 ; FLAG RUT 0
                      SF#
>6669
                137
HEM
                138
                     SF1
                              FØU.
                                   MH
                139
                     $2
                              HAI
                                   (44)
>(40)(4)
                     417
                              FOR HOH
Maia
                149
                              101
                                   (44)
)(((14))
                141
                      SF4
HAN
                142
                     45
                              FRU
                                   MH
>6014
                 143
                      $16
                              1334
                                  (151)
>(101(1
                 144
                      SE7
                              1 (91)
                                   1(4)
                                                 J. SECONDS TOMER THIS COURSED DOWN
                      5SFC
                                   1111
1.1001
                 145
                              FRU
                      5830
                                   131
                                                 ; KEY 15 DOME
20013
                 146
                              FRU
                                                 1 445 15 UP
X1012
                 147
                      5430
                              F(XI)
                                    1741
                                                 , POT 0
269BC
                      510
                              EUU
                                    1(H
                 148
                                                 i P01 5
X1911)
                 149
                      41
                              FRU
                                   1011
                                                 3 POL 2
HMI
                      82
                              FOL
                                   3EH
                 150
                              FRU
                                                 ; POL3
                      923
                                   1FH
1100K
                 151
                      516
                                                 JINIGGER O
                              FMI
                                   14H
20014
                 152
                      530
                              F001 35H
                                                 ; JOYSTICK 0
2005
                 153
                                                 3 SIMILIAM Y 10R 1-3
34916
                              FOU 36H
                 151
                      511
20017
                 155
                      511
                              EQU
                                   17H
2018
                 156
                      512
                              FRU 18H
20019
                      532
                              FRU
                                  1911
                 157
X1001K
                 158
                      513
                              FRU 38H
                      513
X101K
                 159
                              EQU 314H
                161
                         ***********
                162
                          * HOWE VIDEO GHINE PORT FORBILS *
                          ***********
                 163
                 164
                         OUTPUT PORTS FOR VIRTUAL COLOR
XIEE
                      COLOR
                              F001 (4
                                                 ; COLOR O KIGHA
                 165
HORK
                              FQU
                                                 ; COLOR 1 K16H1
                166
                     (31.1k
                                   1
20002
                     COL 2R
                              1401
                                   2
                                                 : COLOR 2 KIGHT
                 167
                     COLGR
                                   3
                                                 ; COLOR 3 K16H1
X0093C
                 168
                              HAU
                                                 ; COLOR & LEFT
                     (2) (4)
                              140
X1004
                 169
                                   4
                                                 ; COLOR 1 LEFT
                     COL 11.
                                   5
HIPS
                 176
                              EGN
                                                 COLOR 2 LEFT
                     00.2
                              ERU
20006
                 171
                                  - 6
                                                 , QUUR 3 TEFT
20097
                172
                      (10.74
                              HW
                                   7
                                                 ; COLOR BLOCK OUTHUT PORT
X4004K
                173 COUBX
                              FRO
                                  (144)
                              100
                                                 ; HORIZONTHE COLOR ECONOMY
20009
                 174
                     HORCH
```

78

```
X0006:
               1/5 VHH
                           F(II) (##I
                                            3 VERTICAL BLANKING LINE
                     , DUTHER PORTS FOR MUSIC AND SOUNCE
               176
жени
               177 (ONMO)
                           FOIL 16M
                                           3 TONE MASTER OSCILLATOR
00011
                                           3 TUNE A 050.
              378 10MFH
                           EQU 11H
20012
              179 TONER
                                           3 TONE BIOSC.
                           FQU 12H
66413
              190 HINE
                           FAU 13H
                                           10NE 0 050.
X4114
              181
                   VIERR
                           EQU 14R
                                           ; YIBKATO
20016
              182 YOLES
                           FRU 36H
                                           I TONES REP VOLUME
X0015
              18'< VOLC
                           ERU 35H
                                           3 TONE C VOLUME
X217
              184 VOLN
                           Full 17H
                                           > NOTSE YOUUKE
3869K
              185 SNDBX
                          ERU 18H
                                           SOUND BLOCK OUTPUT PORT
              186
                     ; INTERRUPT AND CONTROL OUTPUT PORTS
MON()
              187
                   NAL REC
                          HUU BUH
                                           INTERRUPT FEEDBROK
例纸
              188 1860D
                          Foll of n
                                           : INTERRUPT MODE
HMM
              189 IN IN
                           1 WH 14 H
                                          . INTERRUPT LINE
Mins.
              196 JONON
                           EQU 8
                                          ; COMMUNER
                                                           COMMERCIAL
SHORE
              191 MHGIC
                           ERU ROH
                                          : THE NOTORIOUS MAGIC REGISTER
              192 XPHND
2001.9
                           EQU 1941
                                           FXMNDER PIXEL DEFINITION FORT
               19%
                     : INTERRUPT AND INTERCEPT INPUT PORTS
200008
               194 INIS:
                          FOO 8
                                          - 3 INTERCEPT STRIUS
1999K
               195 VEK#
                           FUU (#H
                                            3 MERTICHI, HODRESS FEFORECK
1099K
               1.96 HIARE
                           FOUL OFF
                                            > MERTZONIAL ADDRESS FELDRACK
               197
                    - ; IMAD CONTROLS TUPO PORTS
3109K
               198 SN0
                           FOU 19H
                                           -: PLAYER O HEND CONTROL
               199 981
X0011
                           EQU 11H
                                           ; MANER 1 HAND CONTROL
26990
               200 SN2
                           E00 32H
                                           - 3 PLAYER 2 HAND CONTROL
>MM13
               201 SHK
                           FUU 1341
                                           - ; PLAYER 3 HAND CONTROL
2000C
               262 P010
                           FOU 30H
                                           FEBYER 0 POL
CLOCK
               263 1011
                           FOU 10H
                                           FLEYER 1 FOR
1698C
               204 POT2
                           EQU 1FH
                                           HAYER 2 POT
2001F
              265 F013
                           EQU 1FH
                                           #LAYER 3 POT
              266
                     3 KEYHORKO INPUT PORTS
20004
              207 KHY0
                                           ; KEYHOMAD COLUMN 6
                           FOU 14H
36615
              268 KHY1
                           ERU 15H
                                           3 KESBORRD COLUMN 1
20016
              209 KEY2
                           EQU 16H
                                           G KEYPONKO COLUNI 2
X1917
              210 KHY3
                           EQU 17H
                                           3 KEYEOHRD COLUMN 3
                     ; **************
              212
              213
                     # NONE VIDEO GANE SYSTEM CALL INDEXES #
              214
                     , ********************
              215
                     ; USER PROGRAM INTERFACE.
              216 UPISTR EQU 0
              217 INDEC FOU DETSIR
                                           ; INTERPRET WITH CONTEXT CREATE
                          EQU INDEC+2
              218 XINTC
                                          📑 EXID INTERPRETER NUTH CONTEXT RESTORE
              219 KOH I
                          FOU XINDE+2
                                          ; CALL ASK LANG, SURKOUTINE
                          EQUI ROBLL+2
                                          ; CALL INTERMETER SUFFICULTINE
              228 MCRL1
              221 MKF1
                          FOUR MORLETS
                                           ; KETUKN FROM INTERMÆTER SUBKOUTINE
              222 NUMP
                          FOOL 18/F1+2
                                           ; MACKU JUMP
              223 SUCK
                          EQUI MOUNTY2
                                           ; SUCK INLINE FRCE INTO CR
              224
                     ; SCHEDULER FOULINES
2888C
              225
                  SCHEDR FRU SULK
X000E
              226 ACTINE EAU SCHEDR+2
                                           ; SET SUB TIMER
9199C
              227 DECCTS FOU ACTINT+2
                                           ; DEC CT'S INDER MASK
              228
                    - ; MUSTO FIND SOUNDS
XM12
              229 MUZAK ERU DECCIS+2
2000C
              230 HMUS)C FRU MUZHK
                                           , REGIN MIRYING MUSIC
X6014
              231 EMISTO FOU MUNICH?
                                           ; STOP PLHYING MUSIC
              232
                     ; SCREEN HANDLER FOUTINES
3600C
              233 SURSTR FRO EMPSTORS
```

```
3199K
               234 SETOID FOU SERSTRI
                                            SET SCREEN SIZE
3199C
               235 COLSEL FOU SE1001+2.
                                            7 SET COLURS
MANA
               236 HILL
                           FRO COUSERY?
                                            FILE MEMORY NITH CONSTANT DATA
               272 MECTAN FOR FBL1+2
                                            : MAINT RECOMMEN
3199C
                                            , WRITE RELATIVE FROM VECTOR
               238 MARTIN FOIL RECTANA?
HINK
               239 MKTTF
                           ERU VARJYR+2
                                            I HRITE MELATIVE
.0020
                                            → WRITE WITH PHITERN SIZE 180K<sup>(III)</sup>
                           FORE BRETHAN
X4922
               240 MR31P
                                              NRITE NITH SIZES PROVIDED
               241 NR11
                           FAUL WHITEHAL
XXX24
                           F60 JR37+2
                                            I WRITE SUSCITIVE
MACK.
               242 NR116
                                            ; ELHAK HREA ERUM VECTOR
               243 VRLANK FULL BIK (1842)
X028
               244 HLFINK
                           FOR VESIENK+2
                                            ; BLANK AKCH
H399K
               245 SHVE
                           FAIL HIMME?
                                            : SRM: FIREH
2009C
               246 RESTOR FOU SHVE+2
                                            : RESTART HRER
3509C
                                            A SCROOL HREFILM SCREEN
               247 SCROLL EQUI RESTORES
WO:00
               248
               249 CHM015 EQU
                                3/1/10/3/5
                                            ; NEW PISHLAY CHARACTER
2000
               258 $1kD15 FQU CHR015+2
                                            , NEW DISPLAY STRING
SARK4
               254 DISNUM EQU STRD15+2
                                             5 DISMAN BENEFIT
300K
               252
               253 RELARS FOO D15NUM+2
                                            3 REPRINT OF RESOLUTE CONMINSION
260K
                                             , NOMMENO ENLARS
               254 PELBBI - EQC - RELBBS-12
2003
                                             3 VECTOP SINGLE COORDINATE
                           美侧 医红色性经
2000
               255 YECTO
                           FROM MEDICARY
                                            ; VECTOR COMPINATE PRIR
35'09'C
               256 YEO:
                      之例(印)生活运行区 编辑组 ;
               257
               258 HUMBUR FOR MICHAE
MAN
                                            ; KFY CODE TO RSCIT
HIPMH
               259 KOTHSC FRU NUMBER
               268 SHALLY FOR KETH-REE
                                            G SENSE TRONSITION
30002
                            EQUI SENTRY+2
                                             FRENCH TO TRENSPELIN HORBLER
MANA
               261 [001]
               262 - P001B
                           F00 D001+2
                                             3 USE 1: INSTERM OF RE
X1016
               263 1977448 1-00 1-00/1042
                                             ; THEF IS BRITIS
NAMA!!
                            F0H P1.595+0
                                             FIDSHIRV RIMERU
M#34f1
               264 HEBB
HARITE
               265 GERRE 101 BERRY
                                             ; the take treme it is true user
               沒術 证 開州 上侧 (证 1)3842
                                             5 64 计初期图片 1004 以起
1699C
MASH
               267 PHNS
                            FOO GET18891+2
                                            ; PHUEL
XXX52
               268 DISTIM EQU PANS+2
                                             ; DISPLAY TIME
X0054
               269 INCSCR FQU DISTIMES
                                             3 INC SCORE
               270
                    S HATH ROUTINES
X666K
               274 M61H
                            FORE INCSCREZ
3699K
               272 INDEXN FOU MATH
                                             ; INDEX NIRFLE
20058
               273 STOREN EAU INDEXNE2
HCORK
               274 INDEXIC FOOL STOKEN+2
                                             CHOM KENT ;
3699K
               275 INDEXB FOOL
                                 ) NUFXW+2
                                             ; INDEX BYTE
YOU'S
               276 NOVE
                            EQUIT THIS XB+2
                                            S BLUCK TRANSFER
8399K
               277 SHIFTU LKU MOVE+2
                                            👉 SHIFT UP 6 DIGIT
                                            ; KO HID
S899K
               278 BCDADO FQU SHIFYUF2
               279 BODEUR EGU BODEDD+2
                                            👉 KCD SUBTRACT
X0064
36066
               280 BCDNUL FRO BCDSUB+2
                                            ; KED HULTIPLY
               ANY INCOME. FOR ROMOTHS.
                                            , BCD DIVIDE
 10000
                                             is bod (HMGF SIGN
200€R
               282 BODONS FOO BODDIVE2
3666C
               283 BOMEG FOU BOXHS+2
                                             3 BCD NEGATE
X000E
               284 DHDD
                            EQUI HONNEGEZ
                                             3 DECIMAL ADD
               285 DSMG
                                             CONVERT TO STON MIGHTIUM
38979
                            FAU - (78100+2)
                286 DHK
                                             ; DECIMAL ABSOLUTE VALUE
>0072
                            E00 D5MG+2
                287 NEGT
                            EQUIDABS+2
                                             ; NEGETE
X4974
                288 KINGED FOU NEGT+2
                                             ; RANGED KANDON NUMBER
 20076
 36978
                289
                    QUIT
                            EQUIL KHNGED+2
                                             ; QUIT CRESETTE EXECUTION
>607₽
                290 SETH
                            F80 8011+5
                                             G SET BYTE
                                             ; SET NORD
 X007C
                291
                    SETR
                            EQUI SETB+2
                                             ; MASK TO DELTAS
 3509
                292 MSKTD
                            EQU SETN+2
```

```
294
        ; ********
  295
        * * MHCROS *
  296
        ; ********
  297
        3 MICKOS TO DEFINE PROTEINS
  298 DEF2
              Mick the the
  299
              DEFR BUH
  360
              DEFR SHE
 31
              i WX:
 SEC DEFS
              MHY R. Bless and G. BEC.
 393
              SEFE BEH
 101
              DEFR MA:
 385
              DERH SEC
 30%
              ENDH
 307 DEF4
              MAR BOWERS BOT BOD
 308
              DEFR ME
 399
              DEFR #CB
 316
              DEFR #CC
 331
              DEFE RED
 312
              ト恒州
 313 DEF5
              相称 数化 积心 数心 数心 数的 物
 314
              排除 图料
 315
              OHIE ROS
 316
              OHIR EN
 347
              147日 州北
 748
              沙叶 粉
 319
              EMM
 729 DEF6
              HOR BERNSEL BECKED, BELLEFS
 54
             HER MA
 32
              THE REP
 323
             DEFB CEC
 324
             DEFR RED
 325
             DESB #EE
 326
             DEFR RET
 327
             ENDM
 328 DEF8
             MACR #GA; #GB; #GC; #GD; #GE; #GF; #GG; #GH
 329
             DEFR #Gir
 330
             DEFR #GR
 331
             DEFR #GC
30
             DEFR #GD
\mathfrak{W}
             DEFR #GE
334
             DEFR #G
CO.
             DEFR #GG
336
             DEFR #GH
337
             FMM
308
     - > MACEOS TO COMPUTE CONSTANT SCREEN ADDRESSES
ICO XYMELL INHON BRUBSURY
                              SKELHT) VE LORD
346
             10 #87, RES. (8Y), SHI, 8+(8X)
341
             FRM
342
     👉 MACKO TO GENERATE SYSTEM (ACT
IMIC SYSTEM THER BROMBB
344
             451 to.
345
             14148 料种的
346
             THE REPORT OF THE PROPERTY.
347 INTPE
             1441 1
348
             FMD)F
349
             FNM
.CO
     3 MACRO TO GENERATE SYSTEM CALL NITH SUCK OPTION ON
351 SYSSUK MACR BUMHA
.62
            KST 56
```

```
353
                           DEFR EUMERHI
               351
                           IF RUMBA FOL INTPO
               355 INTPO DEFL. 1
               356
                           ENDIF
               357
                           HNDM
                     ; MACKOS TO GENERATE MACKO INSTRUCTION CALLS
               358
                    ; FILL SCREEN WITH CONSTANT DATA
               359
               368 FILL? MRCR #START, #NBYTES, #DATA
               361
                           DEFR FILL+1
               362
                           DEFN #51fR1
               363
                           DEFN ENBYTES
               364
                           DEFR &DATA
               365
                           ENDM
                     ; EXIT INTERPRETER WITH CONTEXT RESTORE
               366
               367 FX11
                           MACR
                            DEFR XINTO
               368
               369 INTPO DEFL 0
               370
                            ENDH
                     FINTERPRET NITH INLINE SUCK
               371
                            MACR &CID
               372 DO
                           DEFB #C10+1
               373
                           ENOM
               374
               375 ; INTERPRET NITHOUT INLINE SUCK
               376 DONT
                            MACK #CID
               377
                            DEFB #CID
               378
                            ENDM
                     HACRO CALL FROM DOTT TABLE
               379
B399K
               380 END
                            EGU GCGH
                            MACK BALLER, BE
               381 MC
               382
                            DEER $8+86H
                            DEFM #8
               383
               384
                            IF ONE
                            DEFR GME
               385
               386
                            ENDIF
               387
                            ENDM
               388
                      ; real call from Dott Table
                389 RC
                            簡似 纸 雋 雋
                            DEFR #R+40H
                390
                            DEFN RE
                391
                            1F 0#E
                392
                            DEFR 6#E
                393
                394
                            ENDIF
                            FNM
               395
                      FREAL JUNE ERON BOTT THEFE.
               396
               397 JMP
                            MACR 机板板
               398
                            DEFR 86
               399
                            DEFI #6
                460
                            1F 0#1
                4(1)
                            DEFR Off
                            ENDIE
               402
                            上阳州
                403
                404
                      SDISPLAY A STRING
                405 TEXT
                            MIKEN SHIRER BUT NO
                            DEFB STRDISH1
                466
                497
                            DEFE SH
                46R
                            DEFR &C
                            斑形物
                469
                            洲植物
                41.0
                            ENDH
                411
```

```
4,301,503
       85
413
      ; ************
      # MUSTO MACROS
414
      ; NOTE DURATION, FREQ(S)
415
416 NOTES MICH BOOK BND.
            DEFE WOURAZEH
417
418
            DEFE ENG.
419
            ENDM
420 NOTE2
           MICK BOUR BILL BIE
425
            DEFR #DURAZEH
            DEFE #NO.
422
423
            DEFR END
424
            ENDM
425 NOTE3
           MACK ROUN RNS, RNS, RNS, RNS,
            DEFE MOUR
426
427
            DEFR ENG
428
            DEFR #N2
429
            DEFR AND
430
            ENDH
431 NOTE4
           432
            DEFR NOUR
433
            DEFE ENL
434
            DEFR #N2
435
            DEFB #N3
436
            DEFR EM
437
            ENDH
438 NOTE5
            MACK BOOK BIG. BIG. BIG. BIA. BIG.
439
            DEFR EDUK
440
            DEFR #NS
441
            DEFR #N2
442
            DEFE ENC
            DEFH SNY
443
444
            DEFR KNS
445
            ENDM
446 MASTER MACK ROFFSET
447
            DEFR 86H
448
            DEFR COFFSET
449
            ENDM
450
      ; STUFF OUTPUT PORTEDORIA OR
451
     👉 OUTEUN SNDRSJORNHOUDELL . JOHNAL?
453
            IF , NO), (伊尔)司部
454
            DEFE 86H+(#PORT87FH)
455
            DEFE #IX
456
            FND)F
457
                8P(R)-18H
            16
458
            DEFR ESH
459
            孙书8 他的, 他心, 他为, 他小, 他写, 他名, 他对, 都对
460
            HIDIF
            ENDM
461.
      ; SET VOICE RYTE
462
      ; THE FORMET OF THE VOICE RYTE IS
463
464
      ; *[*<del>[*]</del>*[*]*(;*\*|*
      ; WHERE H = LOAD NOISE NITH DRIFE AT PC AND INC PC
465
466
      3 V = LORD VIRRATO AND INC PC
467
      ; I = INC PC
468
      FREC = LOND TONE A BC NITH DATA AT PC
```

469

479

471.

VOICES HICK MICK

DEFE 9(4) DEFIN MINISK

3e =

```
472
                              ENDM
                 473 > PUSH NUMBER ONTO STACK
                 474 PUSHN MACE ENUMB
                             * DEFR OHOH+ ((*NUMB-1), HND, OFH)
                 475
                 476
                              FNDM
                 477
                       ; SET VOLUMES
                 478
                      VOLUME MACK #BAL #HC
                 479
                             DEFR UROH
                 480
                             DEFB (BA)
                 481.
                             DEFR #MC
                 482
                             ENDM
                 483
                     CALLL RELATIVE 8-15 REYOND SELF+1
                 484
                     CREA
                             NIFICE BRY
                 485
                             DEFR 8D8H+(#BY, AND, 0FH)
                 486
                             ENDM
                487
                     ; DEC STRCK TOP AND JNZ
                 488
                     DSJNZ
                             MECR #FIDD
                 489
                             DEFE OCON
                 490
                             DEFN #HDD
                 491
                             ENDM
                     FLIP LEGENO STRUCTO
                 492
                 493
                     LEGSTA MACR
                 494
                             DEFR GEBH
                 495
                             EM3M
                 496
                     KES1
                             層保 打油
                 497
                             DEFR (E1H
                             DEFB &TIME
                 498
                 499
                             END4
                500
                     QUIET
                             MACK
                561.
                             DEER BERN
                562
                             ENDM
                503
                       ; **************
                564
                       > * MUSTO FRUETES *
                565
                       ; *************
                566
                       3 NOTE VALUES
CHM
                567 (6)
                             EQU 25%
XIOLE.
                568 656
                             EQU 238
2001.1
                569
                    HO
                             ENU 225
MOK
                510 RS6
                             ERU
                                  212
BOOK
                511 1:0
                             Lati
                                  (4)14
HON
                542 (4
                             190 4
                                  189
2001
                543 - 051
                             ERU
                                  178
SHIME
                544 - 145
                             HUU
                                 168
X0171
                515 DS1
                             EUU
                                 159
YHY.
                516 Ed.
                             FQU 356
>8660
                517 F1
                            EQU 141
XXX65
                518 FS1
                            FQU 1333
X69X
               519 61
                            EQU 126
>6077
               529 651
                            EQU 119
20070
               525 Hd.
                            EQU 112
R398C
               522 RS1
                            ERU 106
X0064
               523 Rt
                            EQU 199
XOSE
                524 02
                            ERU 94
X059
               525 CS2
                            EQU 89
X9954
               526 02
                            EUU 84
>004F
               527 052
                            EQU 79
X6948
               528 H2
                            EQU 74
20046
               529 F2
                            EQU 70
20042
               530 FS2
                            ERU 66
```

```
4,301,503
                           90
 >093F
                  531
                       62
                               EQU
                                    62
  X003K
                  532
                       GS2
                               EQU
                                    59
  20037
                  533
                       H2
                               EQU
                                    55
  20034
                  534
                       RS2
                               EQU
                                    52
 X0031
                  535
                       82
                               EQU
                                    49
  X9021
                  536
                       63
                               FQU
                                    46
  X0020
                  537
                       053
                               FRU
                                    44
  XXX.9
                  538
                      D3
                               EQU
                                    41
 20027
                  539
                       053
                               EQU
                                    39
 20025
                  540
                      E3
                               EQU
                                    37
 X0022
                  541
                      F3
                               EQU
                                    34
 X6656
                  542
                      F53
                               EQU
                                   0
 X001F
                  543
                      63
                               FQU
                                    31
 DOME
                  544
                      653
                                    29
                               EWU
 HIGGK
                  545
                      f3
                               EQU
                                    27
 Rt99C
                  546
                      A53
                               EQU
                                    26
 20018
                  547
                      B3
                               EQU
                                    24
 20017
                  548
                      C4
                               EQU
                                   23
 20015
                 549
                      CS4
                               E&U
                                   23
 20014
                 550
                      D4
                               EQU 29
 20013
                 551
                      054
                               EQU 19
 X012
                 552
                      E4
                               EQU 18
 X001.1
                 553 F4
                               FQU
                                   17
 91090
                 554
                      F54
                              EQU
                                   16
 X90#
                 555
                      G4
                              EQU
                                   15
 2000
                 556
                      654
                              EQU
                                   14
 (M99)C
                 557
                      F44
                              EQU
                                   13
 HIDDEC
                 558
                      C5
                              EQU
                                   11
 20008
                 559
                      055
                              EQU
                                   1.0
 20009
                 560
                      055
                              EKU
 2000
                 561
                      F5
                              EQU
                                   8
 20007
                 562
                      65
                              FWU
                                   7
 XXXXX
                 563
                      H5
                              HOU
                                   6
 XMM(5)
                 564
                      06
                              EQU
20004
                 565
                      056
                              ERU
2009K
                 566
                      66
                                   3
                              EQU
2000C
                 567
                     C7
                              EQU
HIMM
                 568
                     GZ
                              EQU
>66(4)
                 569
                     68
                              EQU 6
                 570
                        3 MISTER OSCILLATOR OFFSETS
1494
                 571
                     (1/4)
                              Full (54)
2(40F)
                572
                     003
                              FRU
                                   241
XMMC
                573
                     001
                              HAU
                                   214
H00K
                574
                     OE 1
                              HWU
                                   191
20044
                575
                     011
                              FRI
                                   186
HOOK
                576
                     (lij
                              EUU
                                   166
3000
                577
                     Uft
                              FQU
                                   143
X6947
                578
                     UFE
                              FQU
                                   71
X6633
                579
                     OHK
                              E GU
                                   .5
1:00C
                588
                     004
                             EQU
                                   17
20008
                581
                     OHO
                              EQU
                583
                564
                       ; * SYSTEM MALE CORT MEMORY CELLS *
                565
                       ; ********************
XHF
                586
                     URINAL EAU HEFFH
XFFF
                587
                     NASTEK EGU UKINHL
                                                ; ** LOU HYRPS (LEAN AND INFOLESOME THG **
                588
                589
                       # THE FOLLOWING ORG SHOULD BE SET TO THE VALUE OF
```

```
4,301,503
                                                                          92
                       91
                     ; THE THE YSYSTEM CHUSE SYSTEM RAM
               590
                     ; TO RESIDE AT THE HIGHEST POSSIBLE ADDRESS
               591
               592
               593
                           ONG 4FC8H
                                            ; GOT SOME LEFT STILL
               594
                           DEES 6
4FC8
               595 BEGRAM EQU $
MFCE
                   ; USED BY MUSIC PROCESSOR
               596
                                          ; MUSTO PROGRAM COUNTER
               597 NUZPC: DEFS 2
 4FCE
                                           ; MUSIC STACK POINTER
               598 MUZSP: DEFS 2
 4FDA
                                           ; preset volume for tones a and b
               599 PYOLAB: DEES 3
 4FD2
                                           ; PRESET YOUUH, FOR MISTER USC FIND TONE C
               600 PYOLNO: DEFS 1.
 4FD3
                                            ; MUSIC VOICES
               601 VOICES: DEES 1
 4FD4
                     ; COUNTER TIMERS (USED BY DECCESS ACTIONS CTIMER)
               680
                                            ; COUNTER TIMER 0
               603 CTO:
                           DEFS 1
 4F05
                           DEFS 1
                                            ; 1
               684 CT1:
 4FD6
                         DEFS 1
                                           ; 2
               665 CT2:
 4FD7
                                           ; 3
                         DEFS 1
               686 CT30
 4FD8
                                           ; 4
               687 CT4:
                         DEFS 1
 4FD9
                                           ; 5
               668 CT5:
                         DEFS 1.
 4FDR
               609 016:
                         DEFS 1
                                            ; 6
 4FDH
                                            ; 7
               649 017:
                         DEFS 1
 4FDC
                    ; used by sentry to track controls
               611
                                           COUNTER UPDRIEARUMBER INFOKING
               612 CUNT: DEFS 1
 4FDD
               613 SEH145: DEFS 1
                                            FLRG BITS
 4FT)F
                                           ; POT O TRACKING
               614 OPOTO: DEFS 1.
 4FIX
                                           ; POI 1. TRACKING
               615 OPOTA: DEFS 1
 4FE8
                                            ; POT 2 TRACKING
               616 OP012: DEFS 1.
 4FE1
                                            POT 3 TRACKING
               617 OPOT3: DEFS 1.
 4FE2
                                            🤙 KEYBOARD TRACKING BYTE
               618 KEYSEX: DEFS 1
 4FE3
                                            ; SNITCH & TRACKING
               619 OSNO: DEFS 1
  4FE4
                                            ; SHITCH & TRECKING
                          DEFS 1
               620 OSNU:
  4FE5
               621 (ISN2) DEES 1.
                                            📑 SMITCH 2 TRECKING
  4FE6
                                            ; SMITCH 3 TRACKING
                622 OSNO: DEFS 1.
  4FE7
                                            ; COLOR LIST RODRESS FOR P. B. HND TIMEOUT
                623 COLLST: DEFS 2
  4FE8
                    ; USED BY STIMER
                624
                                            ; NOTE DURHUTION
  4FFR
                625 DURATE DEFS 1
                                            ⇒ SIXTITHS OF SEC
                626 THR60: DEFS 1
  4515
                                            ; BLAKOUT TIMER
                627 TIMOUT: DEES 1
  4FFC
                                            S GAME TIME SECONDS
                628 GISECS: DEES 3
  4FED
                                            ; GME TIME MINULS
                629 GIMINS: DELS 1
  4FH:
                     ; USED BY MENU
                630
                                            ; RANDOM NUMBER SHIFT REGISTER
                631 KHNSHI : DEES 4
  4FFF
                                            : NUMBER OF PLIMERS
                632 NUMPLY: DEES 1
  4FF3
                                            SCORE 10 'PERY 10'
  AFF4
                633 FNDSCR: DEES 3
                                            MAGGIC REGISTER LUCK UUT FLAG
                634 NRLDEK: DEES 3
  4FF7
                                             ; (油性 5) 自世。 智化
                COST MANISTERS DEES 1
  4FF8
                                             , MUSTO PROTECT FLAG
                636 PR10R: 1415 1
  444
                                             , SERRRY CORREOL SETZURE LERG
                GG SERFIG 1415-1
  4FFH
                638 UNIKGE: 1445-2
  4FFE
  4FFD
                639 USERTH: DEES 2
                640 SYSRAM FOR (5000H-($-REGREMENT))
 HILE
                            1.15T S
                642
                643
                       ; ********
                644
                       ; * HYGSYS *
                645
                       ; ** MODIFIED TO CORRECT CALCULATOR HUG AND ASTERISK
                646
```

; \*\* FIND INCSCR FIND CLRNUM PUGS

647

```
4,301,503
                                                                            94
                       93
                                                                                  . where
X0008
               649 PFUG
                            FGU 86H
                                             ; POT FUDGE FACTOR
317DE
               650 GESTRT FOO 17DEH
                                             ; GUN FIGHT STRKT RODRESS
XXX8
               651 CHSTRT EQU 1328H
                                             ; CHECKMATE STORT ADDRESS
MOOD
               652 CRLCST EQU 10000H
                                             CALCULATOR START ADDRESS
X6E15
               65% 50k57; EQU 6639H
                                             SCRIBBLING STAKE HODRESS
               655
                      ; ***********
               656
                      ; * PONER UP RESTERT *
               657
                      ; *******
               658
                            UKG 8
 9999 99
               659
                            NOP
                                             ; MAID FOR THINGS TO SETTLE DOWN
 9991. F3
               666
                           DI
 ROSC SE
               661
                           XOR A
 99903 D398
               662
                           OUT (CONCH), A
                                             ; *** SET CONSUMER NODE ***
9965 036490
               663
                            JP
                                PHALE
               665
                           0RG 8
               666
                     ; TRANSFER CONTROL TO RESTART HANDLER
6668 C36726
               667
                                2607H
                                            ; VECTOR OUT
9998 1C
              669
                   NUMBERS: DEFR 1.CH
00000 30
              678
                           DEFR 3(H
999D 10
              671
                           DEFR 3CH
999E 29
              672
                           DEFR 20H
              674
                           ORG 16
0010 030020
                           JP 2006H
              675
                                            3 KESTERO 2
0013 06
              676 MENUCL; DEFR (66)
                                            ; MENU COLORS
                                                                                         -
0014 FR
              677
                           HH40 B140
8845 67
              678
                           DEFR 67H
6616 52
              679
                           DEER 52R
              681
                           0kG 24
66058 (36026
              680
                           .)}'
                               HUM
                                            3 KESTART 3
              684 ; NHME:
                                   PAUNE
              685 FUMPORE:
                                   HHLT # (# INTERRUPTS
              686 ; 1NFUT:
                                   B = # OF INTERRUPTS
601B FB
              687 MHUSE: EI
9910: 76
              688
                           HHLT
0010 10FD
              689
                           DJN2 -1
901F (9
              690
                           KE1
              692
                           OKG 12
6864 (31829
              693
                           JP.
                               265(4)
                                            ; RESTART 4
              695 ; NAME: SET NOKO
              696
                   ; (HL)≅Œ
8823 73
              697 MSETH: LD
                               (HL), E
                           INC HL
8824 23
              698
8825 72
              699
                           LD
                                (HL),D
982°6 C9
              700
                           K-T
              782
                           URG 40
8668 (31356
              703
                           JP
                               201.41
                                            ; RESTART 5
992F 219999
              785 CONC2: LD
                               HL.0
                                            ; ZERO OUT H.
882E C9
              766
                           RET
              768
                           OKG
                               48:
9939 (31,629
              769
                           JP.
                               2016H
                                            ; RESTART 6
0033 00
              711. CKSUNI: DEFR 0
                                            : CHECKSUM
```

```
8834 8881
               713 ITRB:
                            DEFIN MACTIN
                                             ; INTERRUPT TRANSFER
6636 MI
                            DEFR 1

    ** SYSTEM REVISION LEVEL

               716
                            ORG 56
               717
                     ; NYHE:
                                     USER PROGRAM INTERFACE
               718
                    ; PUNPUSE:
                                     TRANSFER OF CONTROL FROM USER TO SYSTEM
               719
                     ; INPUT:
                                     ROUTINE # FOLLOWS INLINE (#TER RS) INSTR
               729
                                     IF L.O. BIT SET, LOAD ARGUMENTS INLINE FOLLOWING CALL
                    ; contine
               721
                                             MINE
               777
                    ⇒ STACK USE:
                                     18 BYTES TOTAL, 16 BYTES ON EXIT
                    ; SIDE EFFECTS: REGISTERS REJECTOE/HLJIX/ AND OLD IN SAVED
               724
                    S EXPLEMENTATION:
               725
                    SEGISTERS REPRODE HIS IX. AND PREVIOUS BY ARE PUSHED.
                    THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED 10
               727
                    INVEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
                    SYSTEM ROUTING TO CALL. THE OPITIONED, INCIDE ARGUMENTS
                    ; ARE COPIED INTO THE CONJEXT HEEM FOR ARGUMENT ORDERING
               729
               739
                    .; SEE INTERPRETER DOOMENHATION AND APPROP. TABLES
               731
                    ; A DUMMY KETURN 35 INSERTED NATCH, WHEN RETURNED TO BY THE
               732
                    ; SYSTEM ROUTINE, WITH RESTORE THE REGISTER CONTENTS AND
               733
                    ; KETURN TO THE USER PROGRAM
               734
               7.5
                         *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUBMITED.
               736
                        ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
                        THEN THE USERS DISPATCH TANKE POINTER (USERTB) IS USED.
               737
               7¢ı
                        NOTE THAT THE STON BIT ISN'T ZAPPED REFORE HEING
               739
                        USED AS AN INDEX. THIS MEANS THAT THE USERS DISPATCH
               746
                        THREE POINTER SHOULD POINT 128 BYTES BEFORE THE FIRST ENTRY.
8938 E3
               741
                            EX (SP), HL
                                             KETUKN HODRESS TO HL
6039 F5
               742
                            MUSH RE
                                             ; CREATE CONTEXT
993R (5
               743
                           PUSH FC
66031 1/5
               744
                           PUSH DE
003C DOE5
               745
                           PUSH IX
003E FDE5
               746
                           PUSH 1Y
6046 FD246666 747
                           LD IV. 0
                                             POINT 1Y BT_CONTEXT
8644 FD(9)
               748
                           ADD 19,5P
6646 7E
               749
                           LD RU(HL)
                                             J.ORD OPCODE
9947 23
               750
                            INC HL
8648 117982
               751
                           LD
                                DE, RETN
                                             ; DE = RETURN POINT
994B 1F
               752
                            RRH
                                             ; SUCK HANTED?
8040 3836
               753
                            JR C. MINTO-$
                                             ; JUHP IF YES
004F F5
               754 INTE:
                           PUSH HL
                                             3 SAME PC
004F D5
               755
                           PUSH DE
                                             ; SAVE DUMMY RETURN
9950 210160
               756
                           LD HLJ SYSDPT
6053 97
               757
                           RLCA
8664 SF
               758
                           LD EA
9955 1666
              759
                           LD
                                D, 0
8857 17
              760
                           KLA
                                             ; user table nanted?
9958 3993
              761
                           JR NC. PUSH1-$
8658 29FD4F
              762
                           LD HL (USERTB) ; YES - LOAD IT
005D 59
               763 PUSHE: ADD HLJDE
905F. 5E
              764
                           LD E.(HL)
                           INC HL
885F 23
               765
8660 56
                           LD D. (HL)
               766
                           MISH DE
8661 D5
               767
8862 FDG668
               768
                           LD H. (1Y+CFR)
0065 FD6E0R
               769
                           1D
                                L (TY+CHL)
9968 FD5693
               778 KELD:
                           LD
                                Dy (14+CB1XH)
606F: FD5F02
               771
                           LD E. (TY+CRIXL)
```

```
823 ;
                                  STACK DEPTH INCREASED BY 4 BY CHIL
0070 7E
              824 MMCALL: LD R. (HL)
                                            3 (F) (F)(0)(-
807F 23
              875
                           INC: HL
007F (183F
              826
                           SM B
8861 337(10)
              827
                          LD DESMERTER
                                           - ; 1000 INTERPRETER DIMIN RETURN
6000 05
              808 MINTO: PUSH IF
                                            3 SHVE DUGBY BETURN
MINS 1
              874
                          ID GH
                                            3 INFX 10 C
```

```
4,301,503
                                                                               100
                       99
                                             CHIRD I HOLLOW HEATHER
                                 BUSINESS .
                            JR
with 19th?
               830
                                 协品
MASS EB
               831
                            ŁΧ
                            1.0
                                 B, U
16689 (16/16)
               832
                                 HL HKRKGT
                                              3 LOND SYSTEM ARG TABLE
               833
                            LD
9664: 21494
                                              ; USE USER THEAT?
               834
                            MD 6/8
6661 CB77
                                              ; JUMP IF NO
                                 2, MINT3-#
               835
                            ЭR
8890 2863
REGIZ ZHERME
                            L.D
                                 HL, (UMERGE)
               836
                                HL/RC
                                              ; INDEX THALE
6655 69
               837 MINTS: ADD
               838
                            1 b
                                 B. (HL)
8896 46
                                              ; CALL SUCK ROUTINE
                            CHLL MSUCKI
               839
6697 CDHEER
               848 MINT2: POP DE
                                              ; DUMMY RETURN TO DES HE = PC
8899 D1
                                              ; GET CALL INDEX MACK
                            LD
                                ALC.
9998 79
               841
                                             : RESTORE CLOBBERED REGISTERS
                            LD
                                 B, (1Y+CFB)
989C FD4687
               842
                                 C, (1Y+CEC)
               843
                            10
909F FD4E86
                                              ; JOIN NORMAL UPI DISPATCH SEQUENCE
                            JŔ
                                INTPE-$
9962 1866
               844
                                     SUCK INLINE PROUMENTS
               846
                    ; NHE:
                     ; PURMISE:
                                     TREASEER OF THE THE TIRGS THEO CONTEXT BLOCK
               847
                                     B = ARG LOAD MASK (SEE INTERPRETER COMMENTS)
               848
                    ; INPUI:
                                     HL = UPDATED PC
               849
                    ; OUTPUT:
                     ; EXPLAINATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INSTRUCTION
                     ; IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN THE
                     ; INLINE LOAD NESK MEANS TRANSFER THE NEXT INLINE BYTE INTO THE CR
               853
                     : A ZERO BIT MEANS "ADVANCE CONTEXT BLOCK POINTER"
                     ; THIS ENTRY POINTS ARE DEFINED. (INF FOR THE SUCK MACRO INSTRUCTION
                     ; THE OTHER FOR THE INTERPRETER TO USE
               855
               856
                     ; SUCK MACRO ENTRY:
               857 MSUCK: POP Ht.
                                              ; return address to HL
0004 E1
                                              ; POP OFF PC
                            POP DE
               858
6665 DI
                       ; *** BYTE SAYING TRICK *** REPLACE NITH LD HUREENDRY IF THINGS CHANGE
               859
                                              ; ADVANCE TO REENTRY (MINIO)
                             INC HL
8886 23
                860
                            PUSH HE
6087 E5
                861
                862
                      ; FALL INTO ...
                    MSUCKI: BIT 4/B
                                              ; IX LOAD WANTED?
00H8 CB68
                863
                                  Z/MSUCK2-$ ; MSUCK2 IF NOT
                             JŔ
                864
 999A 2899
                                 A. (DE)
                865
                             LD
 00AC 1A
                             INC DE
                866
 86HD 13
                                  (TY+CB1XL), Ĥ
                867
                             LD
 996F FD7792
                             LD
                                  AL (DE)
                868
 6081 1H
                             INC DE
                869
 6682 13
                                  (IA+CRIXH)*U
                970
                             LD
 808X FD7783
                871 MSUCK2: PUSH 1Y
                                               ; LET HL = IY
 6686 FDE5
                             POP HL
                872
 6688 F1
                             INC: HL
                                               ; + 4
                873
 0089-23
                             INC: HL
                874
 9969 23
                875
                              INC HL
 6668 23
                              INC: HL
 9960 23
                876
                                               ; KILL IX BIT
                877
                             RES 4/B
 BOHD CEHO
                       ; THE FRIMOUS SUCK IN LUOP
                878
                879 MSUCKE: SKI - B
 PRHF CRISE
                                  NO. MSUCKS-$ ; MSUCKS IF NOT THIS TIME
                              Jk
                880
 9901 R99K
                                               S (F) INLINE BYTE
                             1D
                                  ft. (DE)
 96C3 1B
                881
                              INC DE
 90C4 53
                880
                                               ; STUFF INTO CB
                883
                             LÞ
                                   (HL), H
 86C5 77
                                               ; HUMP OR POINTER
                884 MSUCKS: INC. HE
 8006 23
                       ; ** THIS COOK ASSIMES THAT STATUS OF "SMI" IS PRESERVED
                885
                                  NZ, MSUCK C-$ ; JUMP BRCK 3F NOM 10 DU
                886
                             JK.
 MET 246
                             ŀΧ
                                  14.Ht
                                               ; HL = PO
                887
 866.9 FH
                                                ; THEN UND
                             K+T
 BOCK 09
                898
```

```
890
                       ; *************
                891
                       ; * UPI ROUTINE HORRESS TABLE *
                890
                       ; *******************
8603 7668
                893
                     SYSDET: DEFN HINTEG
99CD 7962
                894
                             DEFN MXINIC
99CF 1986
                             DEFN MKCHLI
                895
9901 XX99
                             DEFN MICHEL
                896
9903 736B
                             DEFN MAKET
                897
6605 C46A
                898
                             DEFIL MICHINE
9907 F469
                             DEFIN MSUCK
                899
8809 8885
                900
                             DEFIN MECTON
860R 7EM
                961
                             DEFN TIMEY
9900 8865
                902
                             DEFN MUZSET
880F FC85
                903
                             DEFN MUZSIP
80E1 CF03
               964
                             DEFM MSETUP
BBE3 DBB4.
               965
                             DEFN MCOLOR
BOES EEKH
                966
                             DEFW MFILL
88E7 R266
                907
                             DEFW MPRINT
88E9 FERG
               988
                             DEFN MYNRIT
00EB 0007
                969
                             DEFN MARITR
98ED 1597
               918
                             DEFN MARTIP
DEET 1907
               911
                             DEFN HARTT
99F1 1C97
               912
                             DEFIN MARITA
99F3 7097
               913
                             DEFN HYFLAN
60F5 9E67
               914
                             DEFN MELLINK
86F7 B983
               915
                             DEFIN INSPINE
60F9 RD67
               916
                             DEFN MREST
60FB 6H62
               917
                             DEFN MSCROO
80FD E197
               918
                            DEFIN DISPCH
00FF 0407
               919
                            DEFI STRNEN
9161 FB98
               920
                            DEFN ECDISP
0103 F66R
               925.
                             DEFIN MKELAR
0105 FR0A
               922
                            DEFN MRELAN
                                               ; KELHRS
0107 5606
               92<
                            DEFIN MVECTO
9199 3306
               924
                            DEFN MYECT
0108 0908
               975
                            DEFN MKCTAS
0100 HC01
               926
                            DEFIN MENTRY
                                               ; SENTRY
918 9086
               927
                            DEFN MOOTE
                                               ; DOIT
8111 8686
               928
                            DEFN MDOTTR
0113 HHOS
               929
                            DEFN MP12RK
                                               ; PIZHRK
0115 9700
               930
                            DEFN MMENU
8117 FB60
               931
                            DEFN MOETH
8119 3180
               932
                            DEFU MOETN
811F 1F66
               933
                            DEFIN MACRISE
                                               ; PAUSE
MIID COR
               934
                            DEFM MOISTI
                                               IDISPLAY TIME
011F 150C
               935
                            DEFM MINOSC
                                              # INC SCORE
8121, 7688
               936
                                              ; INFXX
                            DEEM INXVIIB
9123 9668
               937
                                              ; STOKEN
                            DEFN PUININ
0125 ROB
               938
                            DEFIN MINON
                                              ; INXXXI
0527 BOOR
               939
                            DEFN MINDE
                                              ; INDEXE
0129 4KM
               946
                            DEFN MIKINE
                                              ; HEYE
MIZH: HHID
               941
                            DEFININSHETU
8020 2563
               942
                            DEFN BOMD
6135 3F63
               94%
                            DEFN BOSE
MICH DERO
               944
                            DUEN HOIM
01330 8460
               945
                            DEFINEDRY
9175 6483
               946
                            DEFN RODOS
0137 4163
               917
                            DEFN ECONG
OLTO REPO
               948
                            体性 2000
```

```
4,301,503
                        103
                                                                           104
                            DEFN SDSMG
8038 2903
               949
                            DEFN SUMBS
0130 5683
               958
013F 4C83
               951
                            DEFN SNEGT
0141, 7F83
               952
                            DEFIN MEANUE
0143 419C
               957
                            DEFH NOUT
6145 6093
               954
                           DET-WINSENB
0147 2300
               955
                           DEFIL MSETH
0149 4002
                           DEFN MATO
               956
               958
                   HACRO ROUTINES ARGUMENT MASK TABLE
               959
                    ; FORMAT:
               960
                    ; *********************
                    ; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
               961
               962
                    ; **********************
               963
                    ; * H * L * A * 1X* B * C * D * E *
                    ; *********************
               964
               965
                    ; ARGUMENTS MUST FOLLOW THE CHLL INDEX IN THE FOLLOWING ORDER
               966
                    ; CONTITUNG UNUSED ARGUMENTS, OF COURSE)
               967
                    - ; (INDEX)。IXL、IXH、Ex b、C。B、A、L) H
6148 66
               968
                   MRFRGT: DEFB 6
                                             : INTEC
914C 99
               969
                            DEFR 8
                                             ; XIMC
014D (39
               970
                           DEFR 1186000008
                                            ; KCHLL
014E C0
               971
                           DEFB 1100000008
                                            ; MCHLL
014F 60
               972
                           DEFB 8
                                             ; MRET
                                            ; MJUMP
9150 (9
               973
                            DEFR 1100000008
               974
                            DEFR 000010006:
                                            ; SUCK
6151, 68
               975
                                             → ACTINI
0152 00
                            DEFR 0
015X 04
               976
                            DEER GOOGGIGGE
                                             DECCTS
0154 FØ
               977
                            DEFR 11110000R
                                             3 BMUSIC
0155 00
               978
                            DEFR 0
                                             ⇒ EMUS10
0156 29
               979
                            DEFR OUTSIGNER
                                             ⇒ SETOU
0157 00
                            DEFR 110000000:
               986
                                             ⇒ COLSET
6158 2F
               981
                            DEFR (401/011111)
                                              ; FILL
0159 2F
               982
                            DEER OWN 1111B
                                              ; RECTAN
0156 D0
               983
                            DEFR 110100000K
                                              ; VWRITE
0158 E3
               984
                            DEFB 11100011B
                                              ; NKIIK
0150 E3
               985
                            DEFR 333000031R
                                              ; WRITP
0150 EF
               986
                            DEFB 11101111B
                                             ; NK]]
015E FF
               987
                            DEFR 1110111118
                                             ; NKITA
615F 13
               988
                            DEFR (MATHEMATIK
                                             ; VELHNIK
                                             ; HALFINK
6168 CB
               989
                            DEER 11003011B
0161 (F
               990
                            DEFR 130013311B
                                             SHVE
0462 C3
               991
                            DEFR 316000011R
                                              ; KESTUKE
6163 (F
               992
                            DEFB 11001111B
                                             ⇒ SCROLL
0164 27
               993
                            DEFB 60360111H
                                             ; NEW DISCHR
M65 07
               994
                            DEFR 110000111B
                                             3 NEW DESSTR
6466 CF
               995
                                             ⇒ DISNUM
                            TEFR 31005311B
               996
M67-26
                            DEFR ORIGINAL
                                             5 RH HIS
                            DEFE (net (nis ant):
M168 29
               997
                                             ; KHTHH
               GUH
                            DFF8 11(0)(0)(0)(0)
6169 IM
                                             5 YECTO
016H D0
               999
                            DEFR 1105000008
                                              ; VEC)
69 49 16
              1166
                            DEFH H
                                              3 KCTHSC
MIEC 03
              1001
                            DEFR 00000011R
                                             ; SENTRY
016D (W
              1662
                            DEFB 31(6666666)
                                             ; 10011
MH. (A
              1003
                            DEFR 110000000K
                                             ; DOTTH
016F 99
                                              ; PIZERK
              1004
                            DEFR 0
0170 (3
              1065
                            NEER 31000001R
                                              ; HENU
                                              ; GET PARAMETER
0171, EC
              1666
                            DEFR 11101100B
0172 CF
              1667
                            DEFB 11001111B
                                              ; GET NUMBER
```

```
4,301,503
                        105
  .,..
                                                                             106
 9173 98
              199
                            DEFB 00000100008
                                              PHUSE
 0174 67
              1669
                            DEFR (60000111B)
                                             ; DISTIM
 6175 08
              1910
                            DEFR 11000000K
                                             ; INCSOR
 2176 C8
              1611
                            DEFR 1100000000
                                             ; INDEXN
 0177 C0
              1.612
                            DEFR 110000000H
                                             ; STOREN
 9178 C9
              1913
                            DEER 1116/00/00/00
                                            ; INDEXN
 6179 (2)
              1014
                            DEFR 11.0000000B
                                            ; INDEXE
 0179 CF
              1015
                            DEFR 336613338
                                            ; HOYE
 017H C8
              1016
                            DEFR 116610008
                                            ; SHIFTU
 017C CB
              1617
                            DFF8 11001011R
                                            ; HCDADO
 017D (B
              1018
                            DEFR 31001011B
                                            ; BCDSUB
 017E CB
              1019
                            DEFB 11001011B
                                            ; ECOMUL
 917F CB
             1020
                            DEFR 11661611B
                                            ; ECDDIV
 8180 (8
              1074
                            DEFR 11001000B
                                            RCDCHS
 9181 98
              1602
                            DEF8 000010138
                                            ⇒ HCDNEG
 6485 CB
              1003
                            DEFER 116601611B
                                             ; DAOD
 0183 GB
              1024
                            DEFB 00001011E
                                             ; DSMG
 8184 68
              1025
                            DEFB (MOMINIA)
                                            ; DHBS
 0185 C8
              1026
                            DEFB 11001000000
                                            ; NEGT
 9186 29
              1.027
                            DEFB GGTGGGGGG
                                             RANGED
 9187 99
              1628
                            DEFR BEGGGGGGG
                                             ; QUIT
 0188 E0
              1029
                            DEFB 11100000R
                                             ; SET BYTE
 9189 (3
              1030
                            DEFR 11000011R
                                             ; SET NOKD
 018R C7 1
              1031
                            DEFR 11000111B
                                             ; MASK TO DELTAS
              1033 ; INTERUPT ROUTINE FOR EVERYBODY
              1034
                    ; MHO DOESN'T NANT TO BRETE THETR ONN
              10.5
                    > DOES 4 600H SEC COUNTERS IN CTO-3
9188 F3
              1036 MRCTIN: DI
                                            HAKE DAMN SUKE HE IS OFF
018C F5
              1837
                           PUSH OF
0180 C5
              1038
                           PUSH EC
0181:05
              1039
                           MISH DE
M8F F5
              1040
                           PUSH HL
8190 FD5E
              1641
                           JM 2
0192 3E00
              1645
                           LD RUTTHBUSHR, 8
MM HMY
             1643
                           TD LA
61% 3EC8
             1664
                           LD 8,266
0198 D30F
             1845
                           OUT (INCHID: 6
615H 3E36
             1046
                           ID HUTTHERSHIPH
6190 DX60
              1867
                           OUT CINEBKO, R
0194 CDFFFFM
             1648
                           CHLL TIMEZ
                                            ; UPDATE TIMOUT, MUSIC AND SECONDS
DIAL OF OF
              1649
                           TD G#H
                                            3 USE 010-3
01ft CD7F04
             1(6)
                           CHU DWY
                                             3 DEC 010-3
MIK EI
              1(6)
                           HIP H
91R7 D1
             1052
                           POP DE
OTHE CI
             1653
                           HIP EC
OHE FI
             1654
                           POP H
MAN FR
             1655
                           EJ
OTHE CO
             1656
                           KET
             1858 ; ROUTINE: SENTRY
             1859 ; PURPOSE: TO NHIT FOR CHANGE OF PROGRAM STATUS
             1869 ; IN EITHER THE PORTS OR THE TIMER-COUNTERS.
             1861. ; IN FIDELITION IT CHECKS THROUT FOR LONG PERIODS OF IN-
             1862 ; ACTIVITY.
             1063 ; ## IS VECTOR OUT FLAG SET??
OLAC SHEAR
             1064 HENTRY: LD - R. (SENFLG)
OLAF FEAR
             1865
                          æ
                                HHH
8181 CH1928
             1066
                           JP
                               Z 2019H
                                            ; YES - JUMP OUT
MEM SHECAL
             1067
                          LD ALCTIMOUT) ; CHECK IF TIME TO BLAKOUT
```

```
4,301,503
    Markey &
                                                                                   108
                          107
              1668
                             (iR
                                  Ĥ
9187 87
                                  NZJ TTEST-$
                             JR
              1.069
91H8 262B
                                               ; TIME TO SHATE DOWN
              1070 MP128K: XOR
                                  Ĥ
OLDH HE
                             Ы
MISS F3
              1.071
                                                ; TURN OFF SOUNDS
                             OUT
                                  (VOLC), A
01RC 0315
              1.872
                                  (VOLHE), fi
                             WI
01BE 0316
              1073
                                  BC, COLBX+8*256
6100 61668
              1074
                             LD
                                               ; PAINT IT BLACK
              1075
                             OUT
                                 R (C)
01C3 ED79
                             DJN2: -2
0105 10FC
              1976
                             1.0
                                  DEL AKEYS
              1077 PHLP:
0107 111402
                             CREE FINDES
                                                ; CALL STORE DE 1870 CONTEXT ROUTINE
BLOR CDF460
              1078
                                                ; MAIT FOR SOMETHING TO HAPPEN
                             CALL TYEST
01(1) CDE501
              1079
                             INC B
0100 30
              1.000
                             ЭŘ
                                  NZ, MPIZEK-$
01D1 20E7
              1031
01D3 FDX68988 1862
                             LD
                                  (17+089),0
OID? FR
              1.083
                             EI
                                  HL (COLLS)) ; GFT SRVED COLORS
               1004
                             1.0
61.08 29F84F
                                  (COLLST), HE ; SAVE COLORS FOR FUTURE
                    MODLOR: LD
PMD#: 22E84F
               1005
                                  HC: 800H+CULBX
                             LD
OF BY DE OF US
               1086
                                                ; RESET THE COLORS
OLES EDEC
               1087
                             OHR
                             XOK
OUES HE
               1608
ME4 09
               1089
                             KI I
              1090 TYEST
                             CREE TROPK
MES CDECAS
01E8 FD7709
              1691
                             LD
                                  (1Y+CBA), H
               1092
                             LD
                                  (IY+CBB), B
01ER FD7007
                             Œ
                                  SKYD
91EE FE13
               1093
                             RE1 C
91F8 D8
               1094
                                  FUTO
               1635
                             (P
01F1 FE1C
                             KET NO
01F3 D0
               1896
                                  AL HEFFH
MF4 KEFF
               1097
                             LD
ME6 SZECAF
               1098
                             LD
                                  COMOUNT H
MF9 (9
               1999
                             KET
               3301 CHECE: DEFN SCHE
01FR (460
BIFC DD60
               1160
                             DEFIN PNOHLO
                                                ; STAKE OF CALCULATOR
                             DEFINICH CST
01FE 2010
               1103
                       ; SYSTEM KOUTTINES JUMP VECTOR
               1105
                             ORG 200H
               1166
                             JP
                                  11M-2
                                                ; DO TIMER & MUSIC
8298 038004
               1107
                              JP
                                  TIMEX
                                                ; DECTMR
8293 C37894
               1168
                     SYSENT: DEFB 20H
6296 29
               1110
                             DEFR 8
89 7939
               1111
0208 08
               1112
                             DEFR 8
                             DEFR 1
0209 81
               1113
929A 97
               1114
                              DEFE 7
020H E468
                              DEFN LRGCHR
               1115
                     SHLENT: DEFB (490H
828D FIB
               1117
                              DEFR 4
828E 64
               1118
                              DEFR 6
 8584. RE
               1119
                              DEFR 1
 0218 (1
               1120
9211, 65
               1121
                              DEFB 5
                              DEFINISMICHR
 0212 BFBF
               1122
               1124 ; HELKEYS MISK
               1125 RKEYS
                             DEFRISHH
 8214 F
                              DEFRISEH
 0215 3F
               1126
```

```
4,301,503
```

```
110
                        109
9216 3F
             1127
                           DEFRISH
                           DEFRISH
8217 3F
             1128
             1138 ; HERD OF ONBORND HENU
              1331 GUNENK: DEFN CML
0218 HF00
                            DEFN Philip
              1132
R21A CROD
                            DEFN GESTRI
9210 DE17
             1133
                           DEFINITIONAL SCORE!
021E 40415829 1134
                           DEFB 0
8227 66
             11.5
                           DEEK '# OF PLAYERS'
8228 23244F46 1136
                           DEFR 6
8234 68
              1137
                           DEFIT 'N OF GINES'
0035 23204F46 1138
823F 99
                            DEFR B
              1139
             1141 ; NHTE:
                                   CONVERT MASK TO DELTAS
                                   R = JOYSTICK MASK
              3142 ; INFUT:
                                   C = FLOP STATUS (NR FLOP BIT SET IF FLOP WENTED)
              1143 i
              1144 ;
                                   DE = X MOSITIVE DELIG
              3345 i
                                   HE = Y POSITIVE DELTA
                           CRLL CONCPL.
                                             ; HENDLE Y
8248 CD5682
             1146 MMID:
6243 EB
              1147
                            EX DE. Ht.
                            RIT MKFLOP, C
                                             ; FLOP SET?
8244 CH71
              1148
6246 2867
              1149
                            JR
                                Z M(102-4
                                             ; YES - DOLL
8248 78
              1156
                           LD
                                A. R
                                             ; No - Get Wask
8249 F683
                            FMD 3
              1151
                                Z-MITD1-4
8241: 2891
              1152
                            JR
                            CPL.
                                             ; INVER) IF NOT ZERO
624D 3F
              1153
824E 47
              1.154 MM DJ: LD
                                B. A
                                             ; PROCESS X
824F 005682
              3355 MMTD2: CHLL CONCPL
                                 DE, HL
8252 EB
              1156
                            ΕX
                                             ; STOKE HE, DE RND QUIT
0253 C30806
             1157
                            JP
                                 STHIRE
              1159 ; SURROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HE
8256 CB68
              1100 CONCPL: KRC B
                            JR NC, CONC1-4 ; JUMP IF NOT UP
9258 396A
              1161
025B 7D
                            LD
                                 AL.
              1162
0258 2F
                            CPL
              1163
825C 6F
                                LA
             1164
                           LD
825D 7C
              1165
                            LD
                                 ÆН
825F. 2F
                            CPL
             1166
825F 67
                           LD
                                HA
              1167
                            INC HL
8260 23
              1168
                           RRC B
0261. CE08
              1169
0263 C9
                            KET
              1179
8264 CB68
                                             ; DOWN SET?
                           KRC B
              1171 CONC1:
                                             ; QUIT IF SO
                            RE.T
0266 D8
              1172
                                C
                                              ; JUNP TO ZEKO OUT
0267 C32B90
              1173
                            JP
                                 CONC
                                    SCHOLL MEMORY BLOCK
              1175 ; NAME:
              1176 ; INPUT:
                                    B = NUMBER OF LINES TO SCROLL
                                    C = NUMBER OF BYTES ON LINE TO SCROLL
              1177 :
                                    DE = LINE INCREMENT
              1178 ;
                                    HL = FIRST LINE TO SCROLL
              1179 ;
026A AF
              1180 MSCROL: XOR R
                                              ; SAME COUNTERS
626H (5
              1181 MSCRL1: MUSH EC
626C 05
              1182
                            PUSH DE
826D 47
                            LD B. A
              1183
```

```
4,301,503
                                                                 112
                    111
                        FX DEPH
ROSE FR
            1184
                        HOD HIJDE
926F 19
                                       ; FLOO INCREMENT TO LINE
          1185
9279 F5
            1186
                       PUSH H
6271 FDB9
                                        ; 2222HP!
            1187
                       LDIR
                        POP H
9273 F1
            1188
                        HOP DE
8274 Dt.
            1189
                        POP BC
8275 CI
            1190
0276 10H3
           1191
                        DUNZ MSCRI 1-4
9278 C9
           1192
                        kH1
           11.94 ; NAME: MACKO INTERMETER EXTENDED OF HOME GO HOME
            1194 ; NHME:
                                MACKO INTERMÆTER EXIT HITH CONTEXT RESTORE
            1196 MXINTO: POP HE
9279 F1
                                        ; THRON OUT DUMMY KETURN
            1197 ; NHFE: RETURN FROM SYSTEM CALL.
                              RETURNING TO USER AND RESTORATION OF REGISTERS
            1198 ; PURPUSE:
            1199 KEIN: POP HE
927H F1
                                    ; return address to he
                        POP 19
027H FDE1
            1200
                        POP IX
027D DDE1
           12(1
                        POP DE
027F D1
           1202
                        POP BC
6260 (1
           1203
                        POF RF
6281 F1
            1264
                        EX (SP), HL
                                      ; STK-RETURN, HU-OUD HU
8282 E3
            1265
0283 (9
            1266
                        RET.
            1268 ; NAME:
                             RCD DIAIDE
            1209 ;
            1210 BCDDV: CHLL CNRCC
                                      ; GENERATE ACCUMULATOR
6284 CDCH62
                        EX (SP), HL
9287 E3
            1211
                                        I HL ± ACC TOP = AKG2
6288 C5
            1212
                        PUSH RC
                       LD B.O
LD A.C
SKI C
8289 9669
            1213
828E 79
            1214
628C CR39
            1215
                        ADD HLJBC
628E 89
            1216
628F 4F
                       LD CJA
            1217
                                       -; HL = ARG6, DE = ACC
                        EX DEJHL
0290 FB
            1218
                                        ; NE = RRG1 FERGH1
8291 EDE8
            1219
                        LDIR
                        HOP BC
0293 C1
            1220
                        POP DE
8294 D1
            1,225
                        DEC HL
                                       ; ** F1X **
8295 28
            1272
                       EX (SP), HL
                                       ; Ht = ARG2, TOP = ARG1 FLAG
9296 EX
            1223
                        PUSH BC
0297 (5
            1224
                       LD B, 0
            1225
8256: 6666
                        ADD HLJBC
                                        ; HL = RCC+512F72
029f: 69
            1226
                        POP BC
            1227
6658 CT
                        DEC C
                                        ; ** FIX ** DECREMENT SIZE
9290 80
            1228
                        EX DE.HL
                                        ; HE = ARGS, DE = ACC, TOP = ARGIFLAG
0250 EB
            1229
                        DEC DE
024 1B
            12:00
                                        ; ** f]X **
629F 3B
            1231 DIVI: DEC DE
82HH HF
            12.0
                        XOR H
6261
                                        ; ARG2 = -ARG2 (105 COMP).
            12.00
                        SYSTEM NEGT
            3274 DIV2: SYSTEM DROD
                                        👍 SURTRACT UNTIL-BORRON
0283
                        JR C.DIVC-$
6265 3866
            12(6)
                        JNC H
                                        ; (R_UN1)1_100P_00UN1 > 59
            1236
02H7 3C
            1237
                        DHH
9288 27
                        JR N2/D1V2-$
8460 2959
            1268
                        POP HL
92H: E1
            12.69
8200 RAFE
           1240
                       ED (HL), OFFH
            1241
                        FOR BU
80HE 03
```

```
4,301,503
                                                                                   116
                          115
                                                ; MESTORE STON
                             P(#
               4364
R2F7 (1
                             PUSH DE
               100
16218 15
82F9 (5
               1363
                             PUSH HC
                             LD
                                  C.B
               1304
82FR 48
BOY'R BERRY
                             LD.
                                  8.0
               1365
                             SKA C
92FD CR39
               1306
                             ADD HUBC
82FF 69
               1307
                             SLA C
               1308
0300 (164)
                             LDIR
0366: FDEG
               13(49)
                             POP BC
               1350
0384 (1
                                                CHECK FOR OVERFLOW
               1311
                             PUSH RC
0305 C5
                             SRL B
               1312
0386 (1838
                             XIIR H
               1313
03(K) HF
               1314 MULTS:
                             OR.
                                   (H1)
6369 86
                              INC HL
039H 23
               1315
                              DJNZ MULTS-$
               1.316
9398 19FC
                                                ; SET FLAGS
               1317
                              AND A
 936D 67
               1318
                              JR
                                   2,181.17-$
 039F 2893
                                   AL (#FH
 0010 REFF
               1319
                              LD
               1320
                              LD
                                   (DE), A
 0312 12
                                                 ; CHECK STON HND
                              POP
                                   EC
               1331
                     MULTY:
 031 (1
                              POP
                                   HL.
               1372
 0314 H1
                                                 ; NEGRIE RIGGS IF NECESSARY
                              BIT 6.0
                1323
                     DIV4:
 9315 (84)
                                   2 MUT6-$
                              JR
 9317 2860
                1.04
                              SYSTEM RODORS
                1375
 0319
                                                 FRESTORE ORIGINAL STACK POINTER
                1326
                      MULT6:
                              POP HL
 BRIB EI
                              DJNZ MJL16-$
 031C 10FD
                1327
 031E C9
                1338
                              RET
                              ; RCD SUBTRACT & ADD
                1329
                1330
                              ; GIVEN:
                                          DEDARGE, HEARRES
                1331
                                          B=S1ZE72+1
                1332
                              ; RETURNED: ARG1=ANSNER
                1333
                              SYSTEM ECOCHS
 031F
                1334
                      BCD5B:
                              SYSTEM HODNEG
                1335
                      PCDAD:
 0324
 0323 ER
                1336
                              EX DEJHL
                               SYSTEM ECONEG
                1337
 8324
                                  DF. H
 0326 EB
                1338
                               EX
                               SYSTEM DHOD
                1339
 8327
                      ; AND FALL INTO
                1348
                1.341
                               į
                1342
                               ; DECIMAL SIGNED MEGNITUDE
                1343
                1344
                                          DEDARG (1015 COMPLEMENT)
                               ; GIVEN:
                1345
                                          H-$12E/2+1
                1346
                               ; RETURNED: ARG (SIGNED MAGNITUDE)
                1347
                 1348
                                                  FILDERGER-1 (SIGN EVED)
                       SDSMG: 1D LVB
  0324 68
                 1349
                               DEC. L
  0329 20
                 1350
  8324 2686
                 1.61
                               LĐ
                                    H, (4
                               ADD
                                   HL.IX
  032D 19
                 1.62
                                                  FIF POS (SIGN NIBREECS)
                                     H. (HL)
  0324 7E
                 1353
                               11)
                               Œ
                                     501
                 1354
  0334 FE50
                                                  ;FXII
                               RET C
                 135
  6334 D8
                               FX
                                     14 . 14
  BROW FR
                 100
                                                  SHISE BUS COMPLEMENT
                                     4.0
                               40
  NGCC 3FIRE
                 1.67
                       SIMILE.
                                SH(
                                     H. (HI)
   036 4
                 1.68
                                HH
   9306-27
                 104
```

8365 8688

1417

1418

ROOKS:

10

1D

CB

F, 6

```
4,301,503
                        121
                                                                            122
 93HC 44
              1477 SHIFTR: LD B.H.
 03AD 4D
              1478
                           10 C.1
 RISHE HE
              1479
                           XOR A
 03H 1607
              1480
                           LD D. 7
 83H 29
              148J. SHI:
                           NOO HISHL
 0382 17
              1482
                           RIF
 0383 15
              1483
                           DEC: D
 9384 24FB
              1484
                           JR NO SHL-#
 0386 69
              1485
                           ADD HURC
 9387 8H
              1486
                           HDC H<sub>2</sub>D
 6388 (9
              1487
                           KE I
              1489 ; NAME ·
                                  SAVE AREA
              1490 ; INPUT:
                                 HL = SCREEN HODRESS
              1491 ;
                                 DE = SAVE AREA ADDRESS
              1492 ;
                                  BC # Y/X SIZE OF AREA TO SAVE
              1493 ; NOTES:
                                  THE SIZES OF THE OBJECT ARE SAVED IN THE
              1494 ;
                                  THE FIRST TWO BYTES OF THE SAVE AREA.
 0389 FB
             1495 MSRME: EX DELHL
 0389 71
             1496
                          TD (HL)<sub>C</sub>C

⇒ SE1 X S1ZE

 6388 23
                          INC HL
             1497
 03RC 70
             1498
                         FD (HC)*B
                                         5 SET Y 512E
 9300 23
                         INC HL
             1499
 93BE RF
             1566
                          XOR A
 03BF ER
             1501
                          EX DE, HL
 9309 (BF4
             1502
                           SET 6.H
                                          - ) SET NOWAGIO ADMILSS
 03C2 C5
             1503 MSAVELL PUSH BC
 0303 E5
             1504
                          MUSH HE
 0304 47
             1565
                          ID BAR
 8305 EDB0
             1566
                         LDIR
 0307 E1
             1507
                          POP H
 0308 0E28
             1569
                          TO COBSTEPL
                          ADD HUBC
 03CR 09
             1509
 93CE C1
             1530
                          HOP BC
 0300 10F4
             1511
                          DUNZ MERVES-*
03CF C9
             1512
                          MEX
             4534 ; NSM : PPSGMS OUTPUT PORT SETUP
             1555 F PURPOSE; TO SET CONCUR, VERRE ETC.
             3516 : TNEFFS: BEHORCE, DEVERBL, HEINBOD
9'd1 9F69
             1517 MEDIUM: TO CHURCE ; GET BIGG MOREER
9304 FD41
             1519
                         00) (C)\B
                                          ⇒ Hük8D
030X-80
             1519
                          INC C
0304 E059
             15/0
                          መ መታ
                                          ; VEREL.
0306 DX00
             15/4
                          OUT (INMOD), A
N3DS 109
             1522
                          KE1
             1524 FINAME: TEST FOR TRANSTITIONS
             1525 FUNCTION: TO LOOK FOR CHINGES IN THE PORTS ATC.
             35% ) PETUNE : AT BIND CHINGE
             5527 / 5-8 COUNTER THEREN HIT G
             1528 / 9-0 = P010-3 CHEMOED
             1529 F D = A SECONDS UP
             15:00 : F# KEYPOOND (HANGED (R=0-24)
             4534 / F-16 : 1816013090 - 13133
             1532 ; RETURNS NEW VALUE IN R
0309 SE
            1533 CHEP LD EXCHED
```

64C1\_EB

1707

EX DECHE

6568 DOCEMO

6933KU NEEG

HISHE DOOR

**65**45, 0023

65F2 3.80H

6587 5E

1879

1886

1885

1882

1883

1884 MOA3:

LD

10

JŔ

LD

INC: JX

INC: 1X

L, (1X+0)

ዜ (3X+ፀ)

(#1.P2-#

E(III)

; PC1 =

```
4,301,503
                       1135
                                                                             136
6588 23
              1885
                             INC HL
6589 56
              1886
                            LD
                                  D, (HL)
                                               ; PCH=
65fd1 23
              1887
                             INC HL
BOOK FR
              1988
                             EX
                                  DE. H
                                               3 SET THE PC
65HC FE66
              1889
                             (P
                                  á
                                               ; IS 11 A JMP?
6564, 3602
              1890
                             Jk
                                 CJ 0PLP2-$
                                               i 11 15
0500 0028
              1891 HGM4
                             DEC: 1X
                                               ; ITS A CALL
0502 007200
              1892
                                  (1X+0), (1)
                                               , (-SP)-PCH
                            10
65(5 1924)
              1893 HOM5
                            DEC IX
6507 DD7300
              1894
                            LĐ
                                  (IX+0), F
                                               ; (-$P)=P(1
05CH 18C6
              1895
                             JK.
                                 0F1 F2-$
85CC FEEB
                            (P
                                  AF AH
              1896 MO5:
650E 300B
              1897
                            Jk
                                 NC, 106-$
8500 E68F
              1898
                                 (#H
                            (44)
851/2 (4604)
              1899
                            LÞ
                                 8.0
REPA 4F
              1966
                            1.0
                                 CA
6605 54
              1901
                            LD
                                 D. H
6516 50
              1960
                            LD
                                 Ed
6507 69
              1903
                            HDD:
                                HL, BC
0559 1866
              1904
                            JR
                                 MEMA-$
                                               ; CHILL.
8508 2998
              1965 MGG
                            JŔ
                                 NZ-1061-4
REDU BHE94E
              19(16
                            LD
                                 AL (PRIOR)
                                              ; LEGSTA
PSDF FF80
              1007
                            XOR RIGH
65E3 (32594)
              1908
                                  (PR10R), H
                            Lb
1664 3890
              1909
                            JR.
                                 11117-5
65T 6 FEFU
              1.450 MOG.
                            Œ
                                 OF OH

    KEST YOLGE (OR SUSTAIN)

9518 2812
              1911
                            JK
                                 2, MIDSTP-$
95Ht 7E
              1912
                            10
                                 H. (HI)
05FB 37EH4F
              1917
                                 COURRED F
                            1D
                                              > SET DURATION OF QUIET
65H 330
              1914
                            INC H
USH AL
              1.315
                            XUK fi
05F0 D356
              1916
                            OUT
                                 H (CHEDY)
95F2 D335
              1917
                            nur
                                (VOLC), fr
              1918
                       3 FND OF MUZIC PROCESSOR
05F4 220F4F
              3919
                    MU2999: LD
                                 (HUZPO), HE IS SHYF THE PC
65+7 DESPERSE 1990
                            H
                                  (MUCSP), 1X - 7 SHVF THE STHCK POINTER
95H: 09
              1974
                            KET.
              1922
                     ; NAME 1972STP
                    I FURFOLE: STOP MUZCPULLET PORTS TO 0
              1923
85EC RE
              1974 MUZSTP: X0N H
经制 医生形虫
              1925
                            The ORONAL A
4600 305945
              1476
                            TE (PR)(50) R
146147 1411 1999
              1407
                            TO RESOMESHIES
ACTO, FLOW
              19,49
                            (iff) (13.H)
MERC HILL
              1974
                            DHE
(IEIH 19
              1930
                            RET.
              19.00 | NAME: DO 11
              1944 ; MIKHOSE:
                                    TRANSFER CONTROL TO USER STATE TRANSITION HANDLER
              1936 : INMIT:
                                    A = RETURN CODE FROM SENTRY KNOTTHE
              19.6
                            HE = DO 11 THEFE HODRESS
              1936 ; GOHO
              1937 / DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY ROUTINE
              19'88 ;
                            II 15 USED FOR DISPONCHING TO BI-THIE TRANSITION HANDLER
              1939 ;
                            ROUTINE. THE RETURN CODE ERON SENTRY IS USED TO TINEAR
              1946
                            SEARCH THE BOLL LABOR. IF A MATCH IS FOUND, CONTROL IS
              1941 i
                            TRANSFERED. THE NO MATCH IS FOUND, THE ROUTTHE RETURNS TO CALLER
              1942 ;
                            THE DOLL THAT E IS MADE UP OF THREE HYTE ENTRYS:
              1943 i
                            BYTE 0 BIT 7: IF SET - DO H M 9FT TO THIS HANDLER
              19/4
                            BYTE (I BIT 6: IF SE) - DO HIM RIL TO THIS HANDLER
```

```
137
                                                                       138
            1945
                         HYTE B BITS 5-6: RETURNOOF THIS ROUTINE IS TO PROCESS
            1946 ,
                         BYTE 1 AND 2: THE ADDRESS TO TRANSFER TO.
            1947
                         THE LIST IS TERMINITED BY HEBYTE WHICH IS , GE. BOOK
8668 78
            1948 MOOTE LD ALB
060C 05
            1949 MOOTT: PUSH DE
9600 57
            1950
                        LD.
                            D. B
969E. 7E.
            1951 MD0710: LD
                            As (HL)
                                        : GET RETURN CODE FOR THIS ENDRY
BERF 4F
            1952
                     1.0
                            C/A
                                        ; C = CURRENT ENTRY
861.0 FFC0
            1953
                        CP OCUM
                                        3 LJST TERMINATOR?
9612 3802
            1954
                        JR C.MDOIT1-€ ; NO - JUMP
6614 D
            1955
                        HOP DE
                                        ; YES - KETUKN
6615 09
            1956
                        (E)
9616 23
            1957 HD01T1; INC. HL
9617 E63F
            1950
                        AND JEH
0619 BB
            1959
                        CP D
                                        NORWAL MATCH?
9618 2894
                        JR 2/MO0112-$ ; JUMP IF 50
            3960
9610 23
            1965 MDOLA: INC. HL
                                        ; NO MHICH - SKIP OVER
961D 23
            1962
                        JNC HL
                                        ; GO TO ADDRESS
661E 18EE
            1963
                        )F
                             #D(1) 10-1
9629 Di
            1964 MD0112 POR DE
            1965 MD0T1< 10
0624, SE
                            For (HL) I is a DE = GOTO ADDR
0622 23
            1966
                        INC H
8623 56
            1967
                        LÐ
                            D, (HL)
9624 EB
            1968
                       EX DETH
0625 CB79
            1969
                       B11 7.0
                                        MCHLL?
0627 C27000 1970
                       JP NZ MMCHLI
                                      i JUMP IF SO
                       BIT 6.C
8626 CB71
            1971
                                        3 KCHLL?
8620, 2064
                       JR NZ MKCHLL-$
            1972
                       POP DE
962E D1
            1973
                                        ; MUST BE JUMP
862F F1
                        HIP H
            1974
6630 E5
            1975
                        HISH HE
0630 EB
            1976
                        EX DEVIL
            1977 ; kOld komine
06321 E9
            1978 MRCHEL: JP (HD)
            1979
                 j *****************
            1980 ; * VECTORING ROUTINES *
            1991
                 · ***************
            1982
                 ; NHH+;
                               VECTOR X HIS Y COORDINATES
            1983 ; PURPOSE:
                               UPDATE X-Y COORDINATES AND LIMIT CHECK
            1984 ; IHPU)
                              1X = VECTOR PROXES
            1985
                               HE = LIMITS THREE
                             C - THE BEST USED
            1446
                 , (#HPH)
            1987 35
                               NONZERO PERIOS SEJ JE ORDECH MOMED
           1966
                3 NOTES:
           1989
                 THIS POUTINE WAKE WITH BETY-CTOR PROKETS WHICH LOOKS LIKE THIS:
           1990
                 ; 李章李章本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
           1991
                 ; *HYTE* CONTENTS
                                       * NH#
           1992
                 · ; ********************
           1993
                 ; * PM * HAGIC REGISTER * VRAR *
           1994
                 1995
                 # 86 * VECTOR STATUS * VISTAL *
           1996
                 · *****************
           1997
                 3 * 62 * 11 MF RRSE
                                      * VRITHE *
           1998
                 · *******************
           1999
                ; * 0< * DELTA X
                                      * VHDXI -
           2666 ; * 64 *
                                      * YHOXH ·
           266 ; *****************
           2002 ; * 65 * X COORDINATE * VEXL
           2663 ; * 66 *
                                      * VHXH *
           2864 ; *****************
```

0658 DD5E00 2065

**966**0 DD6F02 2063

**665**D D06603 2062

LD E. CIX+VEDCL)

[D] [J](]X+YE(1,)

LD H, (1X+YECH) ; LOHD (DORDINATE

```
4,301,503
```

Service of the service of

```
141
                                                                             142
                          ID ALH
                                            ; SAME OLD COORDINATE FOR MOTION TEST
9663 7C
             2064
0664 41
                          LD B.C
             2665
             2066 NVECT1: ADD HLDE
                                           ; ADD DELTA TO COURD
6665 19
                           DUNZ HWECTI-#
                                           ; TIME-BASE TIMES
6666 10FD
             2667
                     ; HAS NOTION OCCURED?
             2668
                           CP H
9668 RC
             2669
                               Z.MYCTIA-$ ; JUMP TO SKIP TESTS IF SO
             2070
                           JR
8669 2864
                           RES PSNZRO, (19+CBFLAG); SET MOVED STATUS
0668 FDCR6686 2075
                    ; IS LIMIT CHECK WANTED?
             2672
966F DOCEMA6 2073 MYCT38: BIT VECLAT, (1X+VECCHK)
                              Z. MVEC16-$ ; MVECT6 DE NOT
                           JR
             2074
9673 2831
                     ; PERFORM LIMIT CHECK
             2075
8675 70
             2676
                          LD
                              ALH.
                              (SP), HL
             2077
                           EX
8676 E3
                                            ; LIMIT TO B
                           LD By (HL)
8677 46
             2978
                           INC HL
             2079
9678 23
             2000 ; HANDLE SUIGHTLY LESS THAN ZERO CHSF
                                          ; MIDPOINT BETHEEN 160 AND 0
                          CP 207
0679 FECF
             2004
                           JR NO MYEC12-4 ; JUMP TO FAIL DF >207
8678 3007
             2002
                                            ; do compare
                              В
967b B8
             7983
                           Ü
                           OR COMMECTE-F COLUMN UN FAIL
0671 3804
             2684
                                           👉 UMPER LIMIT (HECK
BASS 46
             2895
                          LD
                               B, (HC)
                           (P
6681 B8
             1686
                           OR CONVECTS-$ 3 JUMP ON PRSS
             2667
0682 3820
             2000 MVEC12: INC. HL
0684-23
             2889 , A LIMIT WAS EXCEEDED - SET COORDINATE AT LIMIT
                          TD (1X+VECH) / B
             2090
0685 DD7003
                           LD (1X+VBCL), @
6688 DD3660200 2003
                           SET VECENT, CLX+VECORCO; SET LIMIT ATTRIBLED
868C DOCEMBE 2092
              2093 I IS REVERSE DELINE OPTION SET?
                          POP HE
                                            👉 CLEAN UP STACK
             7444
9690 F1
                           BIT VECKEY, EXHYBOOHK)
8691 DDCE064E 2095
                                            ; QUIT IF NOT
                          RET Z
6695 08
             20%
              2007 : MEVERSE THE BIMBO
                                H, D
66.94 TH
                           10
              (199
                           (H
16:47 14
              11144
MESC: 57
              2100
                           115
                                D, H
6699 7K
              2161
                           LD
                                fi t
                           CPL.
869R 2F
              2965
669H: 5F
              2503
                           LD
                               ĿЯ
                           INC DE
869C 13
              21.64
8690 D07366
              21.65
                           10
                               ()X+VHX(1),E; STORE BRCK
9680 DDZ266
              2166
                           LD
                                (1X+VBOCH), D
96910.09
              2467
                           RET
06fH 23
                                            ; STEP FAST LIMIT
              21.00 MMLCTIC: INC. HL.
                           ΕX
                               (SP), Ht
                                            ; HL = (CORDINATE AGAIN
0685 E3
              2109
                                (1X+VHCL), L ; STOKE KHCK COOKDINFIES
              2410 WECT6: LD
86H6 DD7502
                          LD
                                (TX+VECH), H
8689 DD7403
              2111
                                             ; RESTORE LIMITS POINTER
                           HIP HL
 06AC 1:1
              2112
                           RES VECLAT, (1X+VECCHK); CLEAR ATTAINED BIT
 06HD DDCR049E 2513
 66H (9
              2554
                           RFT
              2116 ; *****************
              2117 ; * PHINI RECHNOLE KOUTTHE *
              2118 ; *****************
              2019 ; NHME:
                                   PAINT RECTANGLE
              2526 ; INPUT:
                                   A - COLOR HASK 10 HRITE
              223 ;
                                   B = Y 512E
              2522 ;
                                   C = X 512E
                                   D = Y COOKPINATE
              2323 7
                                   E = X COOKDINATE
              2524 ;
```

· \*\*\*\*\*\*\*\*\*\*\*\*\*

```
146
                . 45
  2186 ; NOTES:
                               THE GENERAL CHILING SEQUENCE FOR THE HRITE ROUTINES IS:
            2187 ; INPUT:
                               HE - PROTERN RODRESS
            2188 ;
                               D = Y COOKDINETE
            2589 ;
                               E = X COORDINATE
            2590 i
                               B = Y S12E
            21.91 ;
                              C = X SIZE
            2192 ;
                              A = MAGIC REGISTER
            21.93 ; OUTPUT:
                             DE = SCREEN HODRESS USED
                                THESE ROUTINES ARE NESTED, FOR EXAMPLE MRITIR FALLS INTO
            25.94 ;
            25.95
                               HRITE WHICH FALLS INTO WRITE WHICH FALLS INTO WRITE
            25.96 ; ENDRY:
                              WRITE FROM VECTOR
            2197 : 1NPUT:
                              HIL = PRITENN HOORESS
            2198 ;
                               1X = VECTOR ADDRESS
            2199 ; OUTPUT:
                               DE: 8
            2200 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
            2205 MARCH: LD (6. CLX+VBHR) ; LORD MR
OGFE DOZERO
9766 DD5666
            2202 LD D. CIX+VBYHD : LOND Y
                       LD ESCIX+VEXH) 3 LOAD X
9794 DD5E96
            2203
                  SET VERLING (184VESTHT) ; SET ELANK BIT
9797 DDCBGF6 2294
            22/95 ; ENTRY: WRITE KELHTIVE
            2206 ; PURPOSE:
                               WRITING RELATIVE PATTERNS
            2297 ; INPUT:
                              HL DEJ H
            2298 ; 0UTPUT:
                              ₽£
            2209 3 NOTES:
                               PATTERN IS PRECEEDED BY RELATIVE DISPLACEMENTS
            2250 ;
                               (X F1RST) THEN YO AND PHYTERN S1ZE
979K F5
            2203 MARTTR: PUSH AF
                                   ; SHVE MR
07HC 7E
            2252
                 LD 6. (HL)
                                      GED REFL X
                      INC: HL
0700-23
            2253
                     ADD ALE
0764 83
            2254
                                      → ADD TO SUPERIOR X
                      10 E.A
070# SF
            2215
                      LD FL (HL)
INC: HL
9719 7E
            2216
                                      SAME STORY FOR Y
9711, 23
            2217
9712 82
            2218
                       ADD ALD
9713 57
            2749
                       LD DA
0714 F1
            2220
                      POP AL
            2729 ; ENTRY:
                               WRITE WITH PROTERN SIZE SCHRE-UP
            2222 FURPOSE:
                              - MRITING VARIABLE SIZED PACTERNS
            2223 3 INPUT:
                              HLD6A
            2224 3 (KNHU):
                              圧
            2225 - F NOTES:
                              - FIRST THO RYTES POINTED AT BY HE ARE TAKEN
            2226 3
                               TO BE PROTERN SIZES OX SIZE FIRSTO
0715 4F
            2727 MRRITP: LD - C. (NC) - -
                                     - 7 (ED) X 512F
9716 23
            2228 INC HL
6717 46
            2229
                       LD BJ(HD)
                                     ; HND Y
0718-23
           2230
                      INC H
            2233 3 ENTRY:
                              WRITE WITH COORDINATE CONVERSION
         . 2002 - FINEUE
                             HUBSKGR
                           DE.
            2003 - 7 OUTFUL:
6719 CHEARE 2.294 hBB11 (AEL METAEL)
                                     : DO COMPRESION
            おめ : FRIPY: MRITE ROOFUE
            27.65
                 ; 1MMT):
                               HUNCH IS HOW
            2237 5
                               DE # RESULTIF SCREEN HODRESS
           2288 MINITIA: BIT MRELOPUA - ; ELDE BRITE BANTED?
9710 CE77
975E 2020
         2239 JR NZ MARTEL # ; MARTEL IF 50
9729 (BSF
         2240
                      RIT MEXPADA ; EXPAND MANDED?
           2245
0772 2011
                      JR NZ/HNX-4 ; JUMP JE SO
           2242 3 DO NORMAL? HRITE
0724 FF
         2243 XOR H
9725 (5
           2244 MART: PUSH BO
```

2303 MAXE2: 1.0

H. (DE)

076R 1B

```
4,301,503
                         149
                                                                                 150
                            THC DE
976E 13
              2'044
0760 77
              2365
                            U
                                 (HL), H
676D 2B
              2306
                            DEC HL
076E 77
              2307
                            LD
                                 (HL), A
976F 2H
              2368
                            DEC: HI
9770 1058
              2309
                            DJNZ MUXF2-$
                            LD
0772 70
              2310
                                 (HL), R
                            DEC: HL
8773 2B
              2333
0774 70
              2312
                            LD
                                 (HL), B
                            PLP H
0775 EL
              2313
0776 0F28
              2354
                            LD
                                C. RYTEM
8778 89
                            HOD HILL BO
              2315
                            FOP RC
0779 C1
              2316
977H 19EE
                            DJNZ MNXF1-4
              2317
977C C9
              2318
                            RF1
                                    ELHAK FROM VECTOR
              2319
                    ; NAME:
                                    BLANK NITH INFO LOAD FROM VECTOR
              2320
                    FUNPOSE:
              2325
                     ; INPUT:
                                    1X = VECTOR
              2322
                                    E = X 517E
                    ;
              2323
                                    D = Y 512F
                    :
                     ; NOTES:
              2324
                                    THIS ROUTINE HLANKS TO BO
              2325
                                    THIS ROUTINE INTERROGETES THE ELENK BIT
                                    AND REFRAINS FROM ELANKING IF NOT SET
              2326
              2327
                                    IF IT WAS SETULID IS THEN RESET
9770 DDCR0176 2328 - HVELAN: BIT - VRELNKJ (IX+VRSTRT) ; IS BLANK BIT SET?
9781. 08
              233
                            KET 2
                                              ; QUIT IF NO
0782 DDCR0186 2330
                            RES VIRGLAK, (1X+VESTAT); KILL CLANK BIT
                                 H. (1X+VEXHH) ; LORD BLANK HODRESS
0786 DD668E
              233
                            LD
8789 DD6E6D
              730
                            LD
                                 L CIX+VEOHL)
078C DDCR0076 2333
                            BIT MRFLOP, (IX+VEHR) ; IS FLOP SET?
                                 Z. MYBLRS-$ ; JUMP DF NOT
0790-2808
              234
                            Jk
                                              3 X 512F 10 A
9792 7B
                            LD
              2335
                                              ; THUS COMPLEMENT AND AND 1
0793 ED44
              2336
                            NEG
0795 30
              2337
                            INC
9796 dF
              2338
                            LD
                                 CH
0797 06FF
              2339
                            LD
                                 ES OFFH
9799 89
              2349
                            ADD HLJBC
                                              ; USE TO RACK UP SCREEN HODRESS
              2345 ; UNMAGED THE HEARK ADDRESS
              2342 MVRLHU:
979ft
0798 CBF4
              2343
                            SET 6.H
                                              🥫 ASSUME BLANK TO ZERO
9790 0600
              2344
                            10
                                 8,8
              2345
                    ; N/H:
                                    HILHIK HREH
                                    SETTING N X N REGION TO CONSTANT
              2346
                    J HURPOSE:
                                    HE = HEARK FRANCESS
              2357
                    ; INPUT:
              2348
                                    E = X 512E
                    ;
              2009
                                    D = Y SIZE
                    į
              2350
                                    R = DRIA TO FILL NITH
0794 3478
                                              ; COMPUTE FIRE INCEMENT
                    BREAK: 10
              200
                                 HI KYTEM.
0780 97
                            SIH F
              232
97Fd. 4F
              5.03
                            L.D
                                 CA
9782 78
              2.04
                            L.D
                                 H. E
                                              ; A = DATA 10 FILL NITH
07R3 43
              2355 MR AND: LD
                                 WE
07H4 77
              2356
                    HELFINZ: LD
                                 (H), R
6785 23°
              2357
                            INC: HE
07H6 30FC
              2358
                            DUNZ MELING-$
97HR 69
              269
                            ADD HUBC
0769 15
              2360
                            DEC D
9790 26F7
              2361
                            Jk
                                NZ MET HNT-$
07HC (9
              2362
                            KET
```

2420 ; \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

a = Cheracter C = Options

2425 3 INPUT:

```
154
```

```
2423 i
                                 D = Y COOKDINATE -
             2424 ;
                                 E = X COOKDINATE
             2425 1
                                 IX = FONT DESCRIPTOR
             2426 3
                                 (ONLY IF HETEKNINE FONT USED)
             2427 3 000 MUT :
                                 DE UPDATED TO POINT AT NEXT CHARACTER FRANC
             2428 3 NOTES:
                                 THE OPTION BYTE IS FORMATTED AS FOLLOWS:
             2429 ;
                          8115
                                 CONTENTS
             2430 ;
             2436 3
                          6-1
                                 OFF COLOR FOR EXPANSION
             2432 3
                         2-3
                                 ON COLOR FOR EXPANSION
             2433 3
                                 OR DESIGN
                          4
             2434 ;
                                 SOR OPEION
                         5
             2435 🙃
                          6-7
                                 ENLARGEMENT FACTOR (N+1)X
             2436 3
             2437 ; CHORACTERS EXTUREN 3 AND SEH, AND BETNETH 81H AND SET
             24738 - ) HER INTERPRETED HS THR CHIEFICIERS. THEY CHISE THE
             24.9 ; CHAUN PEPPESHIPP BY D-BND F-10 BE SPROED DYLK N
             2460 ; CHORROTER FOSTI) ONS, WERE N = CHOR, HND, 7FH
             2445 ; CHRRECTERS RETUREN 26H END 7FH ERF TEKEN EIS KEFEKENKES TO
             2442 : THE SYSTEM STRIBBERD 5 X 7 CHERRICIER FORT. CHERRICIEKS
            2443 ; BETWEEN GOOD AND GEEN REFER TO THE USER SUPPLIED BUTERNATE
            2444 ; CHERROTER FONT. THIS FONT IS DESCRIBED BY A FONT
            2445 ; DESCRIPTOR THRLE OF THE FOLLOWING FORMAT:
            2446 ; *****************
            2447 ; * 0 * HASE CHARACTER YALLL *
            2448 ; *****************
            2449 ; * 1 * X FRAME 517E
            2450 ; ****************
            2451 ; * 2 * Y FRAME STZE
            2452 ; *****************
            2453 ; * 3 * X PRITERN 51ZE (BYTES) *
            2454 ; *****************
            2455 ; * 4 * Y PRIDERN 517E
            2456 ; *****************
            2457 ; * 5 * * PATTERN THE E
            2458 ; * 6 *
                             ROOKESS
            2459 ; ****************
07E1 (5
            2460 DISPCH: PUSH HO
97E2 F5
            2461
                         PUSH HL
07E3 DDE5
            2462
                         PUSH 1X
97E5 H7
            2463
                         AND A
07E6 FRED07
            2464
                         JP N.DISCHU
                                          ; JUMP IF YES
07E9 00216682 2465
                         LĐ
                              IX SYSENT
            2466 DISCHS: CP 29H
97ED FE26
                                         ⇒ 15 CHHK < 20H?
                         JR NC/DISCIB-$ ; JUMP IF NOT
97EF 3000
            2467
97F1 F5
            2468 DISCIA: PUSH AF
                                          ; LOOP TO SPACE ONLY
97F2 CD4E681
            2469
                         CREE NXTERM
07F5_CDF40C
            2670
                         CALL FINDLY
                                          ; STOKE IT HACK
                         POP HF
97F8 F3
            2471
                         DEC A
07F9 30
            2472
07FA 20F5
            2473
                         JR NZ-015016-$
07FC 1838
            2474
                         JR DISCH5-$
                                         ; JUMP TO EXIT
07FE DD9680 2475 DISCIB: SUB (IX#TIBHSE) ; SUBTRECT BRSE CHER
0805 5F
            2476
                         LD EA
9862 1660
            2477
                         1.0 0.6
                         LD
                              HL.0
8664 256666
            2478
                         LD C, CIX+ETRYTE); MULTIPLY CHARACTER
8897 DD4E93
            2429
            2480 DISCH2: LD By (1X+FTYS12) ; BY PRITERN S12E
0608 DD4604
0800 19
            2486 DISCHR: HDD HLJDF
```

2537

2538

25.0

JR CANXTERS-\$

LD R.D

LD B/C 6863 DD8682 2540 NXTER2: HDD HJ (TX4FTESY); YEP - HDYFINCE VERTICAL

**985)** 3899

9861. 7FI

**68**03, 05

```
4,301,503
             3/52.22 ·
                            159
                                                                                        160
68C2 E5
               2600
                               MUSH HL
(48C/< 45
               26(4)
                               LD
                                    B. C
8804 1A
               2662
                      MRIL5: LD
                                    H<sub>2</sub> (DE)
                                   DE
6805 13
               2683
                               IN.
6806-77
               2664
                              LD
                                    (HL), H
8607-23
               26(6)
                               INC: HL
08CS 77
               2606
                              1.0
                                    (HL), fi
88(9-2)
               2607
                               INC: HE
08CH 10F8
               2608
                              DUNZ MRTL5-$
BSCC FD/FO
               10174
                              EÐ
                                    ft (TY+CFE)
                                                  7 15 FLUSHOUT NEEDED?
0801 1693
               2666
                              HID HIC
0801-28m
               2611
                               JK
                                    Z-18/11.6-4
                                                  ; JUMP JE NO
BRITE 70
               2632
                              10
                                    (HE), R
BSD4 Ed
               2613 NRTE6
                              POP.
                                   H
                                                  ; STEP TO NEXT 11NG
6605 (E28
               2614
                              LD
                                    C-RAILH
89 Y080
               2615
                              HOD
                                   HL KC
660% N
               2616
                              HUP
                                   DE
8809 (3
               2617
                              P(#
                                   HC
080H F5
               2618
                              POP RE
REDE DIGIC
               2619
                              OUT (MHG1C), H
0800 10E0
               2620
                              DJN2 HRTL4-$
BBDF DDF9
               2621
                                    SP, 1X
                                                  ; RESTORE STRCK
088£1 1X0£1.
               2672
                              POP IX
88E < 09
               2623
                              KF1
                        ; MACKO TO GENERATE CHARACTER PATTERN TABLE ENTRY
               2625
                     DEFCHR MACR BALBB, BC, BD, BE, BF, BG
               2626
                              DEFR #A
               2627
               2628
                              DEFR #B
               2629
                              DEFR #C
               2630
                              DEER 40
               2631
                              DEFR RE
               2632
                              DEFR #F
               2633
                              DETER &G
               2634
                              ENEM
               2636
                      ; LARGE CHARACTER SET (8 X 8)
68F4
               2637
                     LKGCHR
68E.4
               2638
                              DEFCHR GOOK GOOK GOOK GOOK GOOK GOOK GOOK ; SPACE
68F.B
               2639
                              DET CHR 626H 626H 626H 626H 626H 606R 626H ; !
964 2
               2649
                              DEFCHR 050H, 050H, 050H, 000H, 000H, 000H, 600H; *
004-9
               2641
                              DEECHR 048H, 048H, 0FCH, 048H, 0FCH, 648H, 048H ; #
6966
               2642
                              DEFCHR 020B 078H 080H 078B 008H 0F0H 020H ; $
6967
               2643
                              DEFCHR OCOR, OCOR, OSOR, OSOR, OSOR, OSOR, OSOR, S
690£
               2644
                              DEFCHR 660H, 690H, 666H, 666H, 666H, 690H, 668H; &
0915
               2645
                              DEFCHR 660H, 660H, 660H, 660H, 660H, 660H, 660H;
091C
               2646
                              DEFCHR 83.0H, 62.0H, 62.0H, 62.0H, 62.0H, 62.0H, 62.0H ; (
9923
               2647
                              DEFCHR 640H, 020H, 020H, 020H, 020H, 020H, 040H; )
6928
               2648
                              DEFCHR 600H 698H 670H 608H 670H 668H, 666H ; *
6931
               2649
                              DEECHR 600B 020B 020B 070B 0F8B 020B 020B 000B ; +
09.68
               2656
                              {\sf DEFCHR} 460H, 660H, 660H, 660H, 620H, 640H ; ,
09.4
               2651
                              DEFCHR BOOK GOOK GOOK GEEK GAAK GOOK GOOK ;
0916
               2652
                              DEFCHR OBOH, BOOH, BOOH, BOOH, BEOH, BEOH,
0940
               2653
                              DEFCHR (MOCH, MOCH, MOCH, MOCH, MOCH, MOCH);
9954
               2654
                              DEFCHR 070H 088H 088H 088H 088H 088H 070H , 0
6958
               2655
                              DEFCHR 020H 060H 020H 020H 020H 020H 070H; 1
0962
               2656
                              DEFCHR 070H, 688H, 008H, 070H, 680H, 680H, 6E8H ; 2
```

```
DEFCER ઇંગ્લા લક્કાન મહારાત કડલા, ઇલ્હાન ઇંડલા, ઇંગ્લા 🥫 🔾
                                            2657
694.9
                                                                                        DEFORE OF OH, ORGEN OSOH, OSOH, OF 8H, OF OH, OLOH ; 4
8970
                                            2658
0977
                                            2659
                                                                                        DEFCHR OFBIL (2011, OF OIL MOBIL OFFIL 688H, 070H; 5
0971
                                            2669
                                                                                        DEFCHR EXON, 640H, 680H, 6F0H, 688H, 688H, 670H; 6
6955
                                            2661
                                                                                        DEFCHR OF SHLOCKH, OSOH, OSOH, OSOH, OSOH, OSOH, OSOH, ST
                                                                                        DEFCER 070H 680H 680H 070H 680H 688H 670H ; 8
Rest
                                            2662
                                                                                        DEFCHR 070H, 688H, 688H, 078H, 000H, 610H, 660H ; 9
8997
                                            2663
                                                                                        DEFORE GOOD, GEORG GEORG GOOD, GEORG GOOD, GEORG GOOD, GEORG GOOD, GEORG GEORG GOOD, GEORG GEORG
NY H
                                            2664
09(1)
                                            2665
                                                                                        DEFORE MANAGEMENT OF THE PROPERTY OF THE PROPE
                                                                                        DEFORE BIOTE BY WHE WARE BROWN WORLD GOT BIOTE ; C
M9183
                                            2666
                                                                                        DEFICHE LOCAL LOCAL LEFSIL LOCAL SESTL DOCAL DOCAL : =
 09ff
                                            2667
 0916
                                             2668
                                                                                        DEFCHR 646H, 626H, 636H, 668H, 616H, 626H, 646H ; >
                                                                                        DEF CHR 67(01, 688H, 668H, 61.0H, 626H, 666H, 626H ; ?
 09(4)
                                            2669
                                                                                        DEFCHR 670H, 688H, 688H, 668H, 668H, 686H, 678H ; 6
 R414
                                             2679
                                                                                        DLECHR 670H, 668H, 668H, 668H, 668H, 688H, 668H 🥫 A
 69(1:
                                            2671
 0902
                                             2672
                                                                                        DEFCHR OF OIL OSSIL OSSIL OF OIL OSSIL OSSIL OF OIL; B
 8909
                                             2673
                                                                                        DEFCHR 070H 088H 080H 080H 080H 086H 070H ; C
 694.0
                                             2674
                                                                                        DEFCHR OFOH, OSSIL OSSIL OSSIL OSSIL OSSIL OFOH ; D
891.7
                                            2675
                                                                                        DEFCHR OFSH, OSOH, OSOH, OSOH, OSOH, OFSH ; E
                                                                                        DEFCHR OF 8H, 080H, 080H, 080H, 080H, 080H, 680H ; F
94F
                                            2676
                                                                                        DEFICHE 070H, 080H, 080H, 080H, 098H, 088H, 078H ; G
99/5
                                            2677
                                                                                        DEFCHR 685H, 665H, 685H, 6F5H, 665H, 666H, 685H ; H
99FC
                                            2678
                                                                                        DEFCHR 070H, 620H, 620H, 620H, 620H, 620H, 670H; 1
OHUS
                                            2679
                                                                                        DEFCHR HORH, HORH, HORH, HORH, HORH, 1984H, 1979H ; J
ROPE
                                            2689
9ft1.1.
                                            268)
                                                                                        DEFCHR BERK BOOK BACK BOOK BACK BERK ; K
8.0HB
                                                                                        DEFICHE BEICH, B
                                             2682
 OPLF
                                             2683
                                                                                        DEFCHIC BESTL BOSH, BOSH, BOSH, BESTL BESTL BESTL F
 6826
                                                                                        DEFICHE BESSE OCSIL OFFSEL OSSIL OSSIL OSSIL OSSIL ; N
                                             2684
                                                                                        DEFCHR BERH, USBIH, USBIH, USBIH, USBIH, USBIH, UFBIH 🥫 🛈
 能力
                                             2685
                                                                                        DEFCHR OFOH, OSSH, OSSH, OFOH, OSOH, OSOH, OSOH ; P
 0974
                                             2686
                                                                                        DEF CHR 670H, 688H, 668H, 668H, 668H, 690H, 668H ; R
 BH3E
                                             2687
                                                                                        DEFICHE BEOTH BESTE BESTE OF OFF BETTE BESTE FOR
 0642
                                             2688
 06449
                                             2689
                                                                                        DEFCHR 070H, 088H, 000H, 070H, 008H, 088H, 070H; S
 (PC)
                                             2690
                                                                                        DEFCHR 6F8H, 026H, 020H, 020H, 020H, 020H ; ]
 0657
                                             2691
                                                                                        DEFCHR 1988H, 1988H, 1988H, 1988H, 1988H, 1988H, 1970H ; U
                                                                                        DEFCHR 088H, 688H, 088H, 050H, 050H, 020H, 020H ; Y
 WOF
                                             2692
 2665
                                             2693
                                                                                        DEFCHE 888H, 888H, 888H, 668H, 668H, 608H, 688H ; N
                                                                                        DEFCHR 688H, 688H, 656H, 626H, 656H, 688H, 688H ; X
 Onk C
                                            2694
                                                                                        DEFCHR 088H, 088H, 058H, 020H, 020H, 020H, 020H ; Y
 0873
                                             2695
                                                                                        DEFCHR 6F8H, 698H, 696H, 620H, 646H, 686H, 6F8H; Z
 6979
                                             2696
 ORGS.
                                             2697
                                                                                        DEFCHR 070H, 040H, 040H, 640H, 040H, 040H, 670H ; I
 ORKE:
                                             2698
                                                                                         2699
                                                                                         DEFEND 970H, 010H, 010H, 010H, 010H, 010H, 070H;
 WK1
                                                                                         DEFCHR 020H, 070H, 688H, 020H, 020H, 020H, 020H ; 1
 8696
                                             2766
 ORSD
                                             2761
                                                                                         DEFCHR (1994, 1920H, 640H, 0FSH, 040H, 020H, 000H); ...
 OFFH
                                             2702
                                                                                         DEFCHR 020H, 020H, 020H, 020H, 048H, 070H, 020H ; DOWN ARRON
 OHH:
                                             2703
                                                                                         DEFICIR BOOK 020H, 050H, 0F8H, 010H, 020H, 000H; RIGHT AKROM
                                                                                         DEFCHR 666H 668H 656H 626H 656H 688H 666H; MULTIFLY
 6082
                                             2764
 901:9 ((0)
                                             2765
                                                                                         DEFB 0
 GABA 20
                                             2766
                                                                                         DEFB 20H
 GABE: 66
                                             2707
                                                                                         DEFR 0
 GABC F8
                                             2768
                                                                                         DEFR 8F8H
 8880 88
                                             2769
                                                                                         DEFB 0
 HARE 20
                                             2710
                                                                                         DEFR 20R
                                                                ; ** LRG BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIRST
                                             2711
                                             2712
                                                                               BYTE OF ...
                                                                👉 Small Chiriboters (4-X-6)
                                             2753
 HHH
                                             2714 SMLCHR
                                                                                        DEFS GOOD GOOD GOOD GOOD GOOD ; SPECE
 BAIN
                                             2715
```

```
4,301,503
                        163
             2757 MAJUMP: FOR IX
MACA DOES
(:906 F3
             2718
                           FX (SP)/HL
HALL DIVER
             2719
                           JP (IX)
             2725 ; NEWE: CONVERT KEY CODE TO RECTI
             2722 JPURPOSE: SAME
             2723 ; INPUT: HEKEY CODE
             2724 COMPUNE RERSOLL EQUIVALENT
             2725 JHON: TRIBLE LOOKUM
BAC9
             2726 MKCT65:
88(9.48)
             2727
                           LD GB
96CH 9660
             2728
                           LD
                               8,0
                           LD HISKOTHIR
0ACC 21050A
             2729
             27.00
                           HOD HUBO
0001-09
                           LD AL (HL)
99DH 7E
             2731
9604 FD7769
             2732 QEROG: LD
                               (1Y+CBH), fi
                           RET
OHD4 C9
             2733
             2735 KC161B:
0HD5
                           DEFR 11
             2736
                                             SHEE
69D5 28
                           DEFR 101
                                             ; RULLET
             2737
0006 43
                           DEFR SEH
                                             THE HERON
0HD7 5E
             2738
                                             ; DOWN FIRKUM
9A08 50
             2739
                           DEFR 50H
             2740
                           DEFR '2'
網的 25
                           DEFB 'R'
                                             RECHIL
960A 52
             2741
                           DEFR 151
                                             STOKE
0008 53
             2742
                           DEFB '5'
             2743
                                             FLUS-HINUS
MADC 3B
                           DEFB '2'
                                             : DIVIDE
0900 2F
             2744
                           DEFB '7'
66DE 37
             2745
                           DEFR '8'
64EX 338
              2746
                           DEFR 191
99E9 39
              2747
                           DEFR '*'
              2748
                                             THES
0HE1, 2H
                           DEFH '4'
ORE2 34
              2749
                           DEFB 151
UNEX 15
              2758
                           DEFB 161
UNE4 36
              2751
                           DEFB '-'
                                             HIMS
60E5 20
              2752
                           DEFR '1'
              2753
09E6 33.
                            DEFR 121
OREY 30
              2754
                           DEFB 131
89E8 33
              2755
                            DEFR '+'
                                             FRUS
28E9 28
              2756
                            DEFB '&'
9AEA 26
              2757
                                             , (E
              2758
                            DEFR 191
EMER 30
                            DEFR 1.1
                                             ; POIN)
6640 25
              2759
                            DEFB '='
                                             FRUMS
08(0.30)
              2760
                                    FILL HATA
              2762
                    ; NFMH:
                                    SET REGION OF SCREEN TO CONSTANT VALUE
              2763
                    , PURPOSE:
                                     A = DATA TO FILL NITH
              2764
                    ; INHUE:
                                     HC = NUMBER OF BYTES TO FILL
              2765
                                     DE = STHEOLING HODRESS OF REGION TO FILL
              2766
                                环。排
              2767 HOLD : EX
OHE TH
              2768 METLL1: 1.D.
                                             STUFF BYTH
                                 (HL), H
MEE: 77
                            CPI
                                             I KIMP HI, DEC KC
              2769
OHER END
                            JP
                                 PF, HF 1111
              2770
OHE / FREEDIL
              2775
                           KF I
11915 14
                    ; NAME:
                                     RELATIVE TO RESOLUTE
              2773
                                     COORDINATE CONVERSION
                    ; PUNPOSE:
              2774
                                    E = X (DOKDINATE
              2775
                    ; INPUT:
                                    D = Y COOKDINATE
              2776
                    ;
                                    A = MAGIC REGISTER VALUE TO USE
              2777
                    į
```

```
165
                     ; Unpun:
                                      DE = ARSOLUTE ADDRESS
              2778
              2779
                                      A = MAGIC REGISTER TO USE
              2780 : MAGIC ENTRY POINT
BREG CDRESSE
              2781 MRELAR: CHIT, KELTA
ORF9 1865
              2782
                             JK HAELSIZ-$
              2783 ; NONMHOLC ENTRY POINT
BHFB CD4F6B
              2784
                    MRELAL: CALL RELTAL
                                                : NONNEGIC THE RODRESS
OFFE CHEZ
              2765
                             SET 6.0
0600 FD7304
              2786
                    HIGH FIZE LD
                                  (1Y+(18L), E
                                                ; UPDATE OB DE
                             LD
                                  (TYHEED), D
0803 FD7395
              2787
6666 1809
              2788 MFR06:
                             JR
                                  QFROG-$
                    : MAGIC ENTRY POINT
              2789
              2790 RELIA: CALL RELIAL
6668 CD4E6B
                             OUT (MHG1C), A
              2791
0808 D30C
                             RET
6860 (9
              2792
                                                ; *** CHECKSUM ***
              2793 CKSUM2: DEFB 0
BESSE: 669
                             DEFS BERH, WHOIL WHOIL WHOIL BERH : 0
PEGF
              2794
0814
              2795
                             DEF5 840H, 848H, 848H, 848H ; 1
                             DEFS BERN BERN BERN BROTH BERN ; 2
0819
              2796
OBJE
              2797
                             DEF5 BEBIL BEBIL BEBIL BEBIL ; 3
                             DEFS BROWN BROWN BEBLUE BOOK BESTELL & 4
BEC'S
              2798
8628
              2799
                             DEF5 DEAH DOOM DEDIL DOOM BEAH ; 5
                             DEF5 BEBIL BBBH, BEBIL BROIL BEBIL; 6
              2869
0R(d)
                             DEF5 BEBLI BOOK BOOK BOOK BOOK ; 7
OR C
               2861
               2862
                             DEF5 BERH, BROH, BERH, BROH, BERH ; 8
0837
               2863
                             DEFS OF OHL OFFICE RECHLOSSOF, RECHLOS
BBXC
06/45
               2804
                             DEF5 BOOK BACH, BOOK BACH, BOOK ; :
               2665
                             DEFS EACH BECH RECH RECH FECH ; FULLET
9846
              2807 ; MOVE ROUTINE
084E FDEB
               2808
                     MMOVE: LDIR
884D C9
               2869
                             RET
                     ; SYSTEM ENTRY POINT FOR NORMAGIC HODRESSES
               2811
684E E5
               2812
                     RELIAN: MUSH HE
                                                ; TOSS OUR SHIFT HMOUNT
0841 E6FC
                             AND OF CH
               2813
9H51_6F
               2614
                             LD
                                  LH
                                                ; SAVE
6652 7B
               2815
                             (D
                                  A.E.
                                                ; GET X
685% E66%
               266.6
                             HND
                                  634
                                                ; ISOLATE SHIFT AMOUNT
                                                ; COMBINE WITH MR
8655 85
               7817
                             CK
8656 F5
               2818
                     RELITARY: MUSH RE
                                  6464
                                                ; IS FLOMPED BIT SET?
6657 E649
               2819
                             HND
               2830
                             I D
                                  H. F
9859 7B
                                                ; JUMP IF NOT
88541-2863
               2825
                             ЗR
                                  Z KELTR3-$
860 25
               2862
                             H
                                                ; YEP - UNFLOW THE COORDINATE
9650 (660
               2823
                             HOD
                                  ft 160
ERSY 6H
               2824
                     KELIKIC: 1D
                                  LD
                                                ; H. = Y
8864 2666
               2875
                             LD
                                  H. B
(862.29
               2436
                             HDD
                                 HL, HI
                                                ; SET HL = Y * 8
9663 (39
               2827
                             HIND
                                 HL, HL
REKA 29
              2828
                             (ICH
                                 HL/HL
0865 54
              2829
                             LD
                                  D, H
(66% 50)
              2836
                             LD
                                  EL
6667 29
              2831
                                                ; SET HL = Y + 32
                             HOD HL HL
668 29
                             ROD HIJH
              2832
6669 59
                             ADD HLIDE
              2833
                                                ; SET HL = Y * 40
```

```
4,301,503
                      167
                                                                          168
0668 (1834)
             2834
                          SRL A
                                           ; A = X 4
                          SRI. R
966C CR3F
             2835
686E 5F
             2836
                          LD FA
686F 1600
             2837
                          LD D/0
6871 19
             2600
                          ADD HLDE
                                           ; HL = Y * 48 + X
             2839
                          15
                              NHWK-1
             2849
                          ENDIF
6872 FB
             2841
                          EX DE.HL
             2843 ; NHME:
                                  RETURN FROM MACRO SUBROUTINE
                                                                             350
             2844 ; PURPOSE:
                                  RETURN CONTROL TO CHLLER
             2845 ; THIS CODE WAS "STOLEN" FROM RELARS SINCE
             2846 : IT DOES THE STRCK CLEANUP THAT HRET DOES
0873 F1
             2847 MMRET: POP HE
6874 E1
             2848
                          POP HI
6875 C9
             2849
                          RET
             2851 ; ENTRY FOR USER
             2852 INXNOR: CALL XNOR
6876 CD7868
0879 1888
             2853
                          JK MFRUG-$
             2855 ; NAME:
                                 INDEX NIBBLE
             2856 ; PURPOSE:
                                 LORD OF SPECIFIED NIBELF RELATIVE TO BREE ROOR
             2857 ; INPUT:
                                  C = NIBBLE NUMBER
             2858 ;
                                  HL = BASE ADDRESS
             2859 > (UNPUT):
                                  NIBME RETURNED KIGHT JUSTIFIED IN R.
             2860 3 DESCRIPTION: BYTE = NIBBLER
                                                        241483
             2861 ; THE LOW ORDER NIEME OF A GIVEN BYTE IS ADDRESSED
             2862 3 BY AN EVEN MIRBLE NUMBER.
6878-F5
             2863 XIDE: PUSH HE
0870 05
             7964
                          PUSH RO
(H27) (KH)
             2665
                          LD B/B
6871 CE39
                          SRL C
             75866
0K81 09
             2867
                          HOD HURC
0882 7F
             2868
                          TD 6CHO
                         POP BC
             2869
(468 < (3)
             2870
                          BI1 0.6
BBS4 CECL
             2871
                          JR 2/XIIIH-¥
1486 2814
             2872
                          KR! H
(4K8); (4+
                          KRCH
6689 (4
             2873
2874
                          KKCH
0R81: 0F
             2875
                          KKCH
             2876 XNIRS: HND BEH
6860 E66F
                          MP H.
668E-F1
             2877
             2878
                          KET
668 (9
             2888 ; NHME :
                                  STORE NIHALE
                                  NIBBLE STORING (!)
             2665. ; PUNPUSE:
                                  A = NIBBLE TO STORE
             2882 ; INPUT:
                                  (: = NIBBLE NUMBER (RS IN XNIB)
             2883 ;
                           HL = BHSE HODKESS
             2884 ;
             2885 MUNIE: PUSH HL
6690 E5
6891, C5
             2666
                          PUSH EC
                          LD B/0
6692 6666
             2687
                           SML C
6694 (839
             2688
```

```
4,301,503
                                                                               170
                         169
8696 69
              2889
                           ROD HL/RC
8697 C5
              2890
                           POP BC
                           BII 0.0
6898 (1841)
              2895
6899 2869
              2892
                            JR Z MUTHRS-$
              2893 ; H.O. CASE - SHIFT IT
9890 97
              2894
                           RLCH
0090 07
              2895
                           RI CH
989E 97
              2896
                           RLCH
889 87
              2897
                           KLCA
BEARD HE
              2898
                                             ; NERT COMBINE TRICK (SEE DOJ JUNE 76
                           XXX (HI)
BEFL E6FO
              2699
                           HND UFUH
                                             ; PG 9)
0883 1863
              2900
                            JR PUNH2-$
ORAS AE
              2901 PUNRI: XOR (H.)
                                             ; L.O. CASE
BEHC EGGH
              2992
                            HAD OFH
ORAE AL
              2903 PUNE2: XOR (HL)
6869 77
              2904
                           LD (HL), R
ORIGIN ES
              2965
                           POP HL
0898: 09
              2966
                            RET
              2908 ; NAME : INDEX NORD THATE (NORD INDEX)
              2909 ; PURPOSE: TO INDEX AN ARRAY OF DEFW15
              2910 : INPUTS: RETNORX NUMBER (0-255)
              2911 ; HL -> THBLE ENTRY 0
              2912 / 001PUTS:
                                   DE = ENTRY LOCKED UP
              2913 ;
                                   HL = POINTER TO ENTRY IN TABLE
0860 5F
              2914 MINDA: LD
                                E.A
16HD 16HH
              2915
                           LD
                               0, 0
68H CB23
              2916
                           F ALP
WERT CRIS
              2917
                           KI.
                                Ð
                                             ; DE#2
6883.59
              2918
                           HOD HLIDE
MBB4 5E
              2919
                           TD FORD
                           INC HL
6665 23
              2929
0886, 56
              2925
                           LD D. CHO
05H7 2H
              2922
                           DEC. HL
OBEST CIVIDO
             292X STHERE ONLY FINDEX
96H: 1898
              2924
                                             ; JOIN STORE IN INDEX RYTE
                           JR #3N941-4
             2926 ; NAME:
                                   INNEX BYTE THREE
             2927 ; PUMPOSE:
                                   THRUE LOOKUP
             2928 ; INPUTS:
                                   A = INDEX NUMBER
             2929 ; (UTPUT):
                                   A = VALUE OF BYTE
             2930 ;
                                   HL = POINTER TO THELE ENTRY
             2935. HINDE: LD
0640 54
                                F, A
664F. 1666
             2932
                           1 D
                                0,0
9609 19
             2933
                           HOO HLIDE
9HC1, 7H
             2934
                           LD
                                AL (HL)
6602 FD7769
             2935
                           LD
                                (1Y+CHH), H
0605 FD7408
             2936 MINDRI: LD
                                (IY+CBH), H
06C8 FD7509
             2937
                           LD
                                (TY+CBL), L
66CB (39
             2938
                           RET
             2946 ; NAME:
                              DISPLAY TIME
             2941. FUNPOSE: DISPLAY TIME ON SCREEN
             2942 ; INPUTS: E = X (00A)
             2943 ;
                              D = Y COORD
             2944 ;
                              C = SAME AS DISCHR OPTIONS EXCEPT BIT 7 = 1
             2945 ;
                                  TO DISPLAY COLON AND SECONDS
             2946 ; DUTPUTS: NONE
```

```
3001 ; NAME: INCREMENT SCORE
```

Jk

2998 BODD4: LD

2999

64 1

HCDD2-\$

3002 ; PURPOSE: INCREMENT SCORE AND COMPARE TO END SCORE. 3003 ; INPUTS: HE -> PLAYER SCORE LON HOOR OF 3 BYTES. 3004 ; OUTPUTS: GSREND OF GRIESTE SET IF MAX SCORE REACHED.

; LEADING ZERO - HRITE A SPACE

**9011** 3420

0C13 18F0

```
3005 MINOSO: LD 843
0015 0603
                           MUSH HL
             3866
9C57 E5
                   INCLOP: LD R. (HL)
             3007
6C18 7E
                           ADD ALI
6039 0666.
             CHAR
              3009
                           Dist
0C1B 27
                                (HL), A
              3010
                           LD
9010 77
                           JR NZ/CMPIT-$
              3011
8010 2003
                           INC HL
              3032
8CIF 23
              3013
                           DJNZ INCLOP-4
0C20 10F6
              3014 (1911): POP HL
9C22 E1
                           INC HL
6023 23
              3015
                           INC: HL
BC24 23
              301.6
                           LD R. (GHYSTE)
              3017
0C25 3HF84F
                           BIT GSBSCR. H
9C28 C84E
              300.8
                           KET Z
              3019
9C26 C8
                           LD DECENDSOR42
              3020
9028 11F64F
                               B. 3
                           LÞ
2039 3400
              3177
              3022 CMPLOP: 10
                               H (DF)
BCK0 5H
                                (H)
                           œ
9031. HE
              3673
                                            ; ENDSOR = SCOKE
                               ZikEPEHT-≮
9004 2897
              3624
                            JR
                                             JEHRSOR > SCOKE
                           KET NO
              3825
8C34_D6
                                             TENDSOR & SCORE
                                HL / GHMS 1B
0035 29F86F
              ROSE SETEND: 10
                           SET GENERAL (N.)
              3027
9008 (FFF
              0128
                            MF1
0CH (9
              GOOD REPEATE DEC. DE
BCOR 3R
              3141
                           DEC. HI
60.30 2B
              3631
                           DUNZ CHPL (IP-$
0C3D 16F3
                            JR SFIEND-$
0C4 1844
              3032
              3034 ; NFME:
                                    GUIN
                                   HOLD PIKESENT GIVE SCOKE UNTIL KEY HIT OR RESET
              3025 ; FUNP(6F:
              3036 ; SAY GIME OVER
6C41
              3037 HOULT: SYSSUK STRDIS
9043 38
              (0)(8)
                            DETR 48
90:44 18
              3039
                            DEFR 24
                            DEFB 616601668
9045 4C
              3044
                            DEFN GMONR
 9046 5790
              3041
                                             FORTIVATE INTERRUPTS
                            SYSTEM HOTTING
0C48
              3042
                                             ; WAIT FOR SUMETHING TO HAPPEN
 9048
              3843 HOULTS: SYSSUK SENTRY
 9040 1462
              3044
                            DEFN HKEYS
 9C4E FE14
              3645
                            CP 510
                                            ; TRIGGER (HANGE?
 0058 2864
              3046
                            JR
                                 Z. MQU112-4
                                             ; KFY HIT?
 8052 FE33
              3047
                            æ
                                 SKYD
                                NZ, KGUT11-$ ; NO - KEEP GUTNG
              3848
                            JK
 0C54 20F4
              3849 MQUIT2: RST 0
                                             ; YES - RESET
 9056 07
 8057 47454045 3850 GHOVR: DEFH 'GME'
              3051
                            DEFB 6
 8058 66
                            DEFH 'OVER'
 0050 4F564552 3052
              3653
                            DEFB 0
 8068 88
              365 ; **********
               3856 ; * MFNU ROUTINES *
              3857 ; ***********
                                              ; NUMBER OF DISPLAYED LINES
39968
              3858 NOLINE EQU 96
                                              ; MEXI FIELD
              3859 MNN
                            EQUI (I
2009C
                            EQU 1
               3060 MNH
X0061.
                                              ; STRING ADDRESS
               3061 MYSPL
                            FQU 2
>0000
               3062 MISSPH
                            FRU 3
>000
                            EQU 4
                                              ; GO TO RODRESS
               3063 MNGL
>9994
                            EQU 5
               3064 MIGH
20005
```

```
3866 ; SYSTEM POWER UP ROUTINE
 8061 300020
              3067 PARUP: LD ALI(FIRSTO) ; GET FIRST CRESETTE LOCATION
 8064 FFC3
              3068
                           Œ
                               6C3H
                                            3 IS IT A JUME??
 0066 CH6903
              3069
                           JP ZJF1RSTC
                                            3 JUNE 1011 IF 50
 0069 310E4F
              3070
                           LD SPUBEGRAN
 9060
              3974
                           SYSSUK FILL
                                            ; CLEAR SYSTEM RAM
 906E-0E4E
              3072
                           DEFIN BEGRAN
 9070 3790
              3073
                           DEFIE 50
 8C72 80
              3074
                           DEFE 6
 9073 33410F
              3925
                           TO CURINALDIA ; CLEAR SHIFTER
 0076.30
              3076
                           DEC. H
 6077 33404F
              3027
                           LD CTIMOUTS, A ; CLERK TIMEOUS WATCHDOG
 OC7H
              K(478
                           SYSTEM INTEC
 ИCZL:
              3079
                           DO EMUSIC
 9070
                           DO SETOUT
              3000
 0C/L H
              (661)
                           DEFR (NOLINE #2)-1
007F 79
              3082
                           DEFR 45
ACSID BIS
              3463
                           DEFR 8
0CE:1
              3684
                           DO COLSET
9082 1300
              3665
                           DEFIN MENUCL
6C84
              3666
                           DO HOTTHY
RCE5
              3087
                           EXII
00086 11F300
              3666
                           LD DE GMSTR
                                          ; 'SELECT GAME' AS TITLE
9039 250020
              3689
                           LD HEJERSTO : RESUME MENU STRRTS IN CRESETTE
9CEC 71:
              3090
                           LD AL (HL)
                                           3 GET FIRST CASSETTE RATE
0CED 23
              3091
                           INC H.
008E FE55
              3092
                           ($
                               55H
                                            3 IS SENTINEL THERE?
0090 2893
              (1497)
                              Z PM/P1-$
                                          ; YEP - JUMP
                           JK
9C92 21386Q
              (1444
                           LD HEJ GUNENK
                                          - ; Wicing - Use inhered (MLY
0035
              305/5 PHRUPI: SYSTEM MENU
                                            ; DISPLAY THE MENU
              3097 ; NEME:
                                  DISPLAY MENU AND BRANCH ON CHOICE
              3090 ; INPUT:
                                  HL = MENU LIST
             3099
                                  DE = MENU TITLE
             3100 ; OUTPUT:
                                  DE = 11TLE OF SELECTION MADE
             3100 ; DESCRIPTION:
             3368
                         THE MENU LIST IS A LINKED LIST OF THE FOLLOWING FORMAT
             3103 ; ***************
             3104 ; * 0 * NEXT ENTRY
             3165 ; * 1 *
             3166 ; **************
             3107 ; * 2 * STRING HODRESS
             3108 ; * 3 *
             3 (19 ; ****************
             3510 ; * 4 * BRANCH TO ADDRESS *
             3311 : * 5 *
             3112 ; ***************
             3113 : THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
             33.14 ; A MAXIMUM OF EIGHT ENTRYS MAY BE DISMLAYED.
0C97 E5
             30.15 MMENU: PUSH NL
0038 E5
             3116
                          PUSH HL
0099 (03900)
             3337
                          CHILL MNCLK
                                           3 CLEAR SCREEN AND THROUGH TITLE
0C9C
             3118
                          XYRELL DE: 16:32
0CSF 050905
             3119
                          LD BC 109R
                                           ⇒ INITIFILIZE ENTRY & AND COLOR
90002 DOES
             3120 MM:NUS: POP IX
                                           ; FIRST ENTRY 10 1X
0094 78
             3121
                          LD ALB
                                         📑 💢 SELECTION NUMBER TO A
8065 0630
             332
                          HOD 16.191
                                          → MAKE 11 ASC11
90H7
             3123
                          SYSTEM CHAPTS
                                         ; AND SHOW 11
```

```
3485 > DESCRIPTION:
                            THIS ROUTINE REKS THE USER TO ENDER B NUMBER
              3486
              3387 : FIRST A MENU FRAME IS CREATED, USING THE STRING
              188 ; POINTED HT BY DE AS A TITLE. THE STRING 'ENTER'
              3389 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING
              3150 ; GETHUM IS THEN CHILLED TO INFUT THE NUMBER. FEEDWACK
              3491 3 15 PROVIDED IN DOUBLE STRED CHERRICIERS.
              3492 ; NOTE: ** THIS KOUTTHE USES TWO SYSTEM LEVELS AND THE ALTERWATE SET
0058-15
              3193 MGLTP: PUSH HF
                                              ; SAVE NUMBER OF DIGITS
ROPOLES
              7194
                            PISH H
OCHD (5
              3195
                            PISH BC
OCH COUSED
              3196
                            CALL MNCLR
                            SYSSUK STRD15
                                              ; DISPLAY 'ENTER'
6061
              3197
80 2009
              3198
                            DEFB 8
9064 26
              3199
                            DEFR 32
9085 89
              3000
                            DEFB 1001B
9096 B780
              3201
                            DEFIN ENDSTG
9D48 F1
              72902
                            POP HI
                                              ; DISPLAY WHRT TO ENTER
9069
              263
                            SYSTEM STROTS
                            POP H
ROCH ES
              C(4
                            POP AF
909C F1
              C(65
9090 47
              7206
                            LD BA
OUGE CHE1
              267
                            SET 6.0
                                              ; SET LARGE CHARS
901.0
              C/08
                            XYKHI DE, 48, 48
                                             LORD FEEDBRCK RODRESS
9013
              C89
                            SYSTEM GETNAM
                                              ; GET NUMBER
8015
              3249
                            SYSSUK PAUS
                                              : LET USER READ IT
8017 (F
              321
                            DEFR 15
6018 C9
              7212
                            VFT
              3243 ; SURROUTINE TO CLEAR SCREEN FOR HENU AND THROMAP TITLE
MM9 D5
              7214 MNCLR: PUSH DE
              3215
                            SYSSUK FILL
HLOB
                            DEFW NORMEN
              3216
901C 9949
601E 8861
              3217
                            DEFN 11*RYTEM
              3218
                            DEFR 6
9029 66
                            SYSSUK FILL
8025
              3219
6023 R841
              420
                            DEFN NORMEM+(11.*BY)EPL)
              CH.
                            DEFW (NOLINE-33) *FYIFPL
8025 4860
                            DEFR 55H
0027 55
              3212
                            POP HL
              3223
9023 E3
               224
                            XYMELL DE 24.0
                                              ; TITLE
0029
 6020 6664
               3225
                            TD C:01008
               32%
                             SYSTEM STRDIS
 £02E
               3227
 6030 (9
                             KET.
               3029 ; NAME:
                                    GET NUMBER
                                    B = DISNUM OPTIONS
               3230 ; INPUT:
               3230 3
                                    C = CHROLS (PTIONS FOR FEEDBACK
                                    DE = COORDINGTES OF FEEDERCK HREA
               3232 1
               233;
                                     HE. = HODKESS OF NHEKE TO STASH NUMBER
               3234 ; DESCRIPTION: THIS KOUTTHE CAN IMPUT A NUMBER FROM
                            ETTHER THE KEYBORRO OR THE HOND COUTROL. KEYBOORD
               325 i
                             ENTRY PROCEEDS CONVENTIONALLY. GETHUM EXITS
               6.6
                             HIEN THE EQUITES KEY IS PRESSED OR THE REQUIRED NUMBER
               700 :
                            OF DIGITS IS ENTERED
               C. (8)
                                    PLAYER ONE HAND CONTROL MAY RESO BE USED TO
               739 ;
                            ENTER A NUMBER. TO USE THIS OPPTION, PULL THE TRIGGER
               7740 ;
                            THEN ROTATE THE POT UNITE THE NUMBER YOU MISH TO
               C'41 ;
                            ENDER IS SHOWN IN THE FEEDBROOK BISTO - PUBLISHE TRIGGER
               3242 3
                             HORDIN TO REGISTER THE ENTRY. IF DURING THIS PROCESS
               Q43 3
                             THE REPROBED IS USED - EEPHORED INFIL WILL OMERKIDE.
               644 :
```

```
THIS IS DONE TO PREVENT SOME BIMED FROM CONFUSING
              3045 1
              3246 ;
                            LIKKKY LISKE.
              3247 MOETH: EXX
603d 09
                                               ; CLEAR THE MANBER
                            CHLI CLEBUM
10°C (D2.00
              3248
                                               ; SET ZEKO DIGITS IN - POI ENGREED
6035 41
              749
                            1 D
                                 CH
              3650 MOETHS: LD
                                  ft, (3Y+(4R)
                                               a ENTRY COMPLETE?
8036 FD7E67
80'69 89
              3551
                            XUK C
                                 ŒΗ
603H F63F
              $452
                            (事件)
                                               ; QUIT IF SU
                            RFT 2
80 :X:00
              (253)
6030 213660
              3254
                            1D
                                 HE, MOETIN
CEMB F5
              3455
                            MISH HL
                                               ; KRADOMIZE NATILE NE KRIT
6041
              3556
                             SYSTEM RHISTD
                             SYSSUK SENDEY
PIMA
              357
6045 6666
              3058
                             DEFIL NUMBES
                             SYSSUC DOTA
6047
              3759
6043 4000
              7260
                             DEFI! (MUNDO
                                               ; NOTHIN - LOCK ON SERVICE
8041: (9
              3261
                             Kr.T
9040
              3262 GNUMBO: JMP
                                 SKYD, MOETHO
COSE
              3263
                             JMP
                                 STOLNGEINZ
6052
              264
                             JMP SP6 MGFTHS
              3265 ; ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR. SO HE USED 11 **
              3266 ; TRIGGER ROUTHE
              3267 MGETH2: BIT 4/B
                                               : 6-1 TRANS?
6055 CE36
                                               ; NO - IGHERE
6057 08
              .468
                             RΕ
                                  Z
9058 79
              3269
                             LD
                                  A.C
                                               ; ARE HE PREPENDY IN POT MODE?
6059 30
              3070
                             HIC
                                 R
                                               ; YEP - JUMP TO EXIT
8058 283<del>8</del>
              3271
                             JŔ
                                  Z MGETTお-$
                             R11 2.0
                                               ; POT LEGAL?
6050 0879
              3272
                             REI NZ
                                               : NO - 100000E
BODGE CH
              3273
                             LD
                                  CONFIL
                                               ; SET POLFLAG
60岁 6日子
              3274
              3275 ; POLKOULINE
                                               ; QUIT IF NOT IN POT NOOE.
6031.79
              3276 MGEHES: LD
                                  ALC:
6082-30
                             INC. A
              3277
ODEX CO
              3278
                             RET NZ
              3279 ; HOW HELLY DIGITS?
                             FXX
                                               ; TO NORMAL SET
65(4-59)
              C/89
                                               ; SHATCH DIGITS
              781
                             LD
                                  H. B
0065 78
                             EXX
6066 09
              5002
                                               ; 1 PRBY TELL?
9007 FF61
               983
                             CP
               3284
                             D
                                  B. 10
8069 868A
                                  Z. MCETNA-&
                                               ; JUMP IF GOOD GUESS
              3785
                             JR
EDON 5860
              3786
                             LD
                                  R, 160
                                               ; MKOUG!
80CD 6664
                    MGETHM: IN
                                  H. (POT6)
                                               ; GET CURRENT POT VALUE
ence indic
              5297
              3897
                             1.b
                                  D, H
                                               : REMEE 11
6071 57
                             XOR A
              C489
KOZZ HE
                             10
                                  F. H
8073 SE
               3290
              6/91
                             LD
                                  HH
6074 67
                    MG 115; RPD
                                  HI.JF
9075 19
              3292
                             BDC B. G
                                               ; AND EVERY CARRY TO AC
(ID76 CF(II)
              700
               C/94
                             DBH
6078-27
               (295
                             DINZ ROLTHS-$
6079 JULA
                                               # RRCK TO NOWARD, SET
                             EXX
               7.46
(078: 09
                                  H (H)
667C 77
               3347
                             LD
65/0-1814
               CHR
                             Эk
                                  154 1124-6
               दुष्पतः । संस्थानक विकास
               GOOD HOLDING THE C
                                                ; HIT MICH?
66.1 00
                                  NATIONAL & JUNE 15 NO
COST 2005
               33(11
                             Jk
```

```
4,301,503
                         183
                                                                             184
0082 (D990)
                            CRLL CLRHUM
              700
                                              ; SET ONE DIGIT SO FAR
0085 QC
              3303
                            INC C
              3384 MGETN7: SET 7/0
                                              ; SET POT LOCKOUT
8086 CHF 9
                            SYSTEM KOTASO
8300
              C(b)
                                1-1
                                              ; EQUALS TYPED?
                            æ
9069 FETO
              3366
                                 2 MCETH9-$
6080: 2868
              3307
                            JR
                                             ; QUIT IF EQUALS
              3348
                            AND SEH
DOXE FREE
9090 09
              3369
                            EXX
              3310
                            SYSTEM SHIFTU
                                              3 SHIFT DIGIT UP
0091
的实力
              3311. MOETNO: PUSH DE
6094
              3392
                            SYSTEM DISMIM
              3333 ; ENTER HERE FOR FOLKI. OR TRIGGER EXIT TO THRON OUT RETURN
              3354 MGETNO: POP DE
0096 D1
8097 09
              333.5
                            EXX
                                              ; EFFCK TO NORWAL
8098 (9
              3316
                            KE1
              3318 ; SUBROUTINE TO CLEAR NUMBER
9099 (5
              33d.9 CLRNUM: PUSH BC
9099 D9
              3320
                            EXX
                                              ; 10 NORHAL SET
                            PUSH HL
8098: E5
              3325
809C 78
              332
                            LD ALB
                            INC: A
6090 30
              3323
609E E63E
              3324
                            HND
                                 ŒH.
60f8 1F
              3325
                            KRH
                                              ; LIEU HARP HEHORIGE PAYCH82
6081 09
              336
                            EXX
                                              ; erck to alternate set
0042 4F
              3327
                            LD
                                 CAR
                            XCR A
BOAK AF
              3328
9044 47
              3329
                            LD BA
8095 Di
              3330
                            POP DE
60H6
              300
                            SYSTEM FILL.
9068 C3
              3332
                            POP BC
60A9 C9
              3333
                             KET
              33CG ; NAME:
                                     SHIFT UP
                                     A = DATA 10 SHIFT UP
              3336 ; INPUT:
              3337 ;
                                     B = 512E IN D16115
                                     HL = ARER TO SHIFT ADDRESS
               3338 3
6099 F5
               3339 MSHF1U: PUSH RE
90HE 78
               3346
                             LD
                                  AB
90HC 30
               3341
                             INC: H
90FD E636
               3342
                             AND JUH
80ff 47
               7747
                             LD
                                 B, A
               3344
                             HOP HE
90E0 F1
60RL FIGE
               3345 SHETUL: NED
                             INC HL
6000 23
               3346
                             DUNZ SHFTUS-$
60H4 5.6HB
               3347
60 3400
              3348
                             KF1
 BOAY 45/45/45 T350 ENISTG: DEFM 'ENTER'
 644B) (444B)
               3351
                             DEFE: 6
 BOX - FHRO
               3352 (14.)
                             DEFIL CRUCL
 BUCH DIGID
               3333
                             DEFN INCH
 6002 2813
               3.64
                             DEFIL CHISTRE
                                               ; CHECKMATE START
 60004 (4014)
               3355 5081:
                             DEFN 0
9006 F890
               3356
                             DEFIL PASCE
```

Beering.

3357

**60**00H 47554E46 3058 PNG :

DEFN SCHST

DEFH 'GUNFIGHT'

6008 196E

```
800% 66
              3359
                            DEFR 8
                            DEFIT "CHECKMATE"
800% 4348454% 33660 PNCH:
                            DFFB B
80000 66
              3365
8000 43454043 3362 PNORLO: DEFN 10RLOULATOR1
60£7 664
              3363
                             DEFE: 0
80E8 53435249 3364
                    PNSCR: DEFM 'SCRIBBLING'
60F2 60
              3365
                             DEFE B
                    GHMSTR: DEFM "SELECT GRME"
60F3C 53454C45_33666
60FE 67
              3367
                             DEFR 67H
6011 68
              C68
                             DEFR 8
6E60 58
              3369
                             DEF# 88
0ER1 0D
              3370
                             DEFR 1181B
                             DEFN '(C) KHLLY NEG 1977'
8E92, 2843(5929, 3371
0E14 00
              3372
                             DEFB 0
0F15
              3373
                             FND
```

## TOTAL ASSEMBLER ERRORS = 0

## FITCH, EVEN, TABIN & LUEDEKA 135 S. La Salle St., Chicago, III. 60603 File 36897

```
Start Car 7-80 Chord ASSEMBLER* HOME VIDEO GAME SYSTEM
                                                                   PAGE
                                                                          1
                               OPCD OPERAND
                                                  COMMENT
 SHIP HOUSE C.F.
                CONTRACTOR
                               CIMES!
                 .....
                               Otas 1716-H
 £ 98 € £.49
                 ...) 1
                                · II .
                                     INIT
                      · j · 数据分别的经验检验检验检验检验检验检验
                 646
                       ) & GUN FIGHT EQUATES *
                 1547
                  648
                       1 有关的设备的复数特殊特殊保持保持的特殊特殊特殊
                 6 F2
                       , GUNE LORT BACKGROUND JOB
                 72.0
                       ; COMPLETING OF INITIALIZATION, PRE-ROUND DISPLAY,
                       ; MOUNTORING OF CONTROLS AND VECTOR DELTA CHANGING
                 72.71
                       , DEATH, POST ROUND STUFF AND END GAME
                 652
                 654
                         ; EQUATES
>0008
                 655
                                                   ; LEFT NUMBER X
                       LNX
                               EQU
                                     8
                                                   ; BANNER STRINGS Y
00002
                 654
                       BSY
                               EQU
                                     2
20088
                 657
                       RNX
                                EQU
                                     136
                                                   ; RIGHT NUMBER X
                                                   ; LEFT BULLETS X
>0026
                 658
                       LEULX
                               EQU
                                     32
                                                   ; RIGHT " "
                 650
                                     104
20068
                       RBULX
                               EQU
                                                     SUB TIMER X
GET READY X
20040
                               EQU
                 660
                       STMRX
                                     76
50620
                 661
                       GRX
                               EQU
                                     44
>0001
                                EQU
                 462
                       GRY
>0046
                               EQU
                                     64
                                                     DRAW X
                 663
                       DRX
                       TOACY
                                                     TOP CACTUS Y
                               EQU
>0014
                 ....4
                                     20
DOOCE
                 665
                       TTREEY
                               EQU
                                     TCACY-5
                                                     MID CACTUS Y
>002A
                 6.66
                       MCACY
                                EQU
                                     42
                                                     BOTTOM CACTUS Y
>0046
                 567
                       BCACY
                                EQU
                                     70
>0041
                                EQU
                                     BCACY-5
                 668
                       BIREEY
                                                     LEFT CACTUS X
>0046
                 664
                       LCACX
                                EQU
                                     64
>0058
                 670
                                                     RIGHT CACTUS X
                       ROACX
                                     88
                               EQU
                                                     CENTER CACTUS X'
>004C
                 671
                       CCACX
                               EQU
                                     76
>0048
                 672
                       WAGX
                               EQU
                                     72
                                                     WAGON X
>004€
                 473
                       COWX
                               EQU
                                     RCACX+8
                                                     OTHER COWBOYS WINDOW X
                 674
20000
                 675
                               EQU
                                                   ; TOP LINE OF GUNSPACE
                       TLINE
                                     10
>000°
                 4.76
                       AL I NE
                               EQU
                                     TLINE-1
>0050
                 677
                                                   ; BOTTOM LINE OF "
                       BLINE
                               EQU
                                     92
                 678
>0012
                                                   ; BULLET VECTOR SIZE
                 679
                       BUI VS7
                               EQU
                                     18
50017
                 680
                       GEVSIZ
                               EQU
                                     23
>0012
                                                   ; WAGON VECTOR SIZE
                 681
                       WAGVSZ
                               EQU
                                     18
                 7.82
50033
                                                   ; TOP-EOTTOM WINDOW BOUNDARY
                 7.33
                       MINEND
                               EQU
                                     50
```

```
10077
                7.734
                     TOPL 1N
                             EQU 53*2
                                               . TOP WINDOW LINE
>>0000
                                               ; BOTTOM WINDOW LINE
                1030
                     BOTLIN
                             EQU 00
10000
                15.7
                     LERLIN
                             EQU
                                  100#2
                                               ; LOW PRIGRITY FOREGROUND LINE
                607
THEFT
                ₹.: (:=)
                     MEXT
                             FOLL
                                  --- 1
                                               NEXT LINK FOR QUEUES
5 DOGE
                7.1497
                     VBARM
                             EQU
                                  VBOAH+1
                                               ; ARM STATE
10010
                                               ; LAST ARM PATTERN WRITTEN
                7.20
                     VECARM
                             EQU
                                  VBARN+1
0011
                6.71
                     VBLEGT
                                  VEGARM+1
                             EOU
                                              ; LEG TIMER
10012
                6012
                     VELEG
                             EQU
                                  VBLEGT+1
                                               . LEG LINK
10011
                1213
                     VBCOMP
                             EQU
                                  VBLEG+1
                                               ; TIMER FOR COMPUTER CONTROL
                7.04
                     , BITS
    BALLY MANUFACTURING CORPURATION APPENDIX B
                                                  ١
                600
Tradició
                     O UQU TOMENT
                                               WAGON BIT
                     УБЛИБ FOU 3
УБЛЮН LOU 4
 (440)
                . CHANGE STATUS BIT
 0.00
                1211
                                               > NOT MOVING STATUS
 OOO'r
                WAR VESTNE BUU S
                                               INTERCEPTED/DEAD STATUS
                700 , ********
                701
                     * * SUBROUTINES *
                17E1 F3
 17E2
                705
                             SYSSUK DECCTS
 17E4 80
                706
                             DEFB 10000000B
 17E5 D0210D02
                707
                             LD IX, FNTSML
 17E9 3ADC4F
                708
                                  A, (CT7)
 17F0 BC
                709
                             OR:
                                  Α
 17ED 2000
                                  Z,DCOUT-$
                710
                             JR
 17FF
                711 -
                             SYSSUK DISNUM
 17F1 40
                712
                             DEFB STMRX
 17F2 67
                713
                             DEFB BSY
 DES OR
                714
                             DEFB TIME
                             DEFB 42H
 17F4 45
                715
 1765 PC 3C
                716
                             DEFW_CT7
 17F7 AF
                717
                    DOOUT
                             XOR A
 17F8 15:00
                718
                                  (MAGIC), A
                             OUT
 17FA R FEOF
                719
                             LD
                                  (URINAL), A
 17ED 85
                720
                             ΕI
 17FE ( ?)
                721
                             RET
                    FIRE BULLETS
                722
                723
                     LEFT COWBOY
 17FF
                724 FIREO
                             SYSSUK SUCK
 1801 00
                725
                             DEFB 11011100B
                             DEFW LCOWB
 1802 714F
                726
 1804 DOGE
                727
                             DEFW LBULS
                                                                                . .
 1806 191F
                728
                             DEFW BULVI+1
 1808 1009
                729
                             JR
                                ZORE-$
 180A
                730 FIRE1
                             SYSSUK SUCK
 1800 DC
                731
                             DEFB 11011100B
 180D 704F
                732
                             DEFW ROOMB
 180F DUE
                733
                             DEFW RBULS
 1811 State
                734
                             DEFW_BULV3+1
 1013 1107507
                735 ZORE:
                                A, (IY+CBB)
 1816 L.
                736
                             0R
                                  Α
 1817 co
                737
                             RET Z
 1818 66
                738
                                  A, (BC)
                                              # GET BULIT COUNT
                             LD
 1819 10
                739
                             ŨŔ
                                  Α
 181A FO
                240
                             RET Z
 1818 7F
                741
                                  A, (HL)
                                              ; CHECK IF BULLET IS AVAILABLE
                             1 D
 1816 DZ
                742
                             OR
 1810 0.309
                743
                             ٠JR
                                  Z,ZOK~$
 181F 111200
                                  DE, BULVSZ
                744
                                              ; DELTA TO NEXT BULLET
                             LD
1022 12
                745
                            ADD
                                 HL, DE
1828 71
                746
                            1 [1
                                  A, (HL)
1824 87
                747
                            ÛR
                                  Α
7.100
                            . 160
                                 7 , ZOK-$
               74.2
                            131-1
                тоо з вымоти такарур
```

```
LAS FORDOY
                 m_{i}:
                       , SUB I FROM BULLET COUNT
                       2010
 1829 00
                 750
                               LD A. (BC)
 16559 750
                 754
                               DEC
 10070-03
                 755
                                     (BC), A
                               LD
                      , SET SUB TIMER IF OUT OF BULLETS
                 754
 TOWN GOOD
TOWN SAME AF
                 757
                               JEC
                                     NZ, BERASE-$
                 758
                               1 Ft
                                     A. (CT7)
 1000-107
                 759
                               OR
 1001 3440
                 760
                               LD
                                     A, 10H
 1833 7802
                 761
                                     Z,STSEC-$
                               JR
 1835 3002
                 762
                               LD
                                     A, 2
 1837 30004F
                 763
                      SISEC
                                     (CTZ), A
                               1.5
 183A ES
                               PUSH HL
                 73.4
                      BERASE
 tasa pons
                 765
                               PUSH IX
 1830 - 66 -
                 77.7.
                                     A, (BC)
                               LD
1836 11
                 757
                               L.D
                                     L, A
183F 2000
                 768
                               LD
                                     H, O
1841 20
                 769
                               ADD
                                     HL, HL
                 770
1942
                               ADD
                                     HL, HL
                                     DE, BSY*256+RBULX
1843 115802
                 7/1
                               LD
1846 Tilo 80076
                 772
                               BIT
                                     MRFLOP, (IX+VBMR)
184A 0040
184C 5554
184E 6i
                 273
                                     A. 40H
                                                 ; FLOPED MR
                               LD
                 771
775
                               JR
                                     Z.RITB-$
                               XOR A
                                                   ; NORMAL MR
                 176
                      ; NOW POSITION AND ERASE
184F 10
                 777
                      RITE
                               ADD HL, DE
1850 F.C
                 778
                                    DE, HL
                               ΕX
1851
                 779
                               SYSTEM RELABI
1053 Fit
                 780
                               £Χ
                                    DE, HL
1854 0.05
                 781
                               LD
                                    B. 5
1856 117800
                 782
                                    DE: 40
                                                  ; INC TO NEXT LINE
                               LD
                                     (HL), OFFH
1059 BUFF
                 783
                      BELF
                               L.D
                                                  FERASE A LINE
185B 10
                 784
                               ADD HL, DE
                                                   ; GO DOWN A LINE
1850 10FB
                 785
                               DUNZ BELP-$
185E 1500
                 786
                               LD
                                    n. o
1860 DISEOF
                 787
                                    E, (IX+VBARM); GET CURRENT ARM POS
                               LD
1863 62
                 788
                               LD
                                    H, D
1864 6B
1865 29
                 789
                               LD
                                    L, E
                790
                               ADD
                                    HL, HL
                                                  ; *2
1866 19
                 791
                                    HL, DE
                                                  ; #3
                               ADD
                 79\overline{2}
1867 11931D
                                    DE, BULTAB
                               LD
186A 19
                 793
                               ADD
                                    HL, DE
                                                  ; -> BULTAB(ARM)
186B F.F.
                 794
                               ΕX
                                    DE, HL
1860 CT
                7:25
                                                  ; BC<==IX
                               POP
                                    BC
1860 F.L
                796
                               POP
                                                  ; BUL [STAT]
                                    HL
                797
18AF F.5
                               PUSH HL
                                                  ; SAVE FOR ACTIVATE
186F 23
                798
                               INC HL
                                                  ; BUL [DEL TIME]
1870 3501
                799
                                                  ; MAKE BULIT JUMP OUT
                               LD
                                    (HL), 1
                               INC
1872 23
                800
                                                  ; BUL [DEL XLOW]
                                   HL
1873 00
                201
                               INC
                                   BC
                                                  ; COW [STAT]
1874 63
                802
                               INC
                                   BC
                                                  # COW EDEL TIME!
1875 03
                803
                               INC
                                    BC
                                                  ; COW CDX LOD
1876 CDD319
                804
                               CALL PUTVEC
                                                  ; COW EXCHKI
10.79 63
                1307
                               INC BC
t¤70 o :
                100%
                               INC
                                    BC
                                                  : COM [DY LQ]
1070 / 3
                2:07
                               INC HL
                                                  3 BUL EXCHKI
1870 3701
                808
                               L.D
                                    (HL),1
                                                     LIMIT CHECK
                                                  i
187E 23
                               INC HL
                809
                                                  ; BUL CDY LOD
                               CALL PUTVEC
187F CDD319
                810
                                                  ; BUL [STAT]
1882 E1
                811
                               POP
                                   HL
1883 3680 1
                                    (HL),80H
                                                  ; ACTIVE
                812
                               LD
1885
                               SYSSUK BMUSIC
                813
1807 124F
                814
                               DEFW MSTACK
1882 01
                               DEFB 00000001B
                                                  ; JUST NOISE
                815
                               DEFW GUNSHOT
188A DBIF
                816
1880 09
                817
                               RET
                      ; TAKE A PISS BREAK
                818
                              DONT PIZBRK
                                                  ; SEE IF I CARE
1880
                819
                      PISS:
188E
                820
                               DO
                                    MRET
                      ; CONVERT JOYSTICKS
                821
188F D004614F
                822
                      JOYO
                              LD
                                    IX, LCOWB
1893 1004
                823
                               JR
                                    PJOY-$
1995 0001784
                                    IX, RCOWB
                824
                      JOY 1
                               LD
                         CONVERT JOYSTICKS
                823
```

```
C. (IX+VBMR)
1899 10 1000
                 826 PUOY:
                               1 D
1800 110000
189F 110000
                               LD
                                    DE, 128
                 827
                                    HL, 128
                               1 Ft
                 828
                                                  ; COMPUTE DELTAS
                               SYSTEM MSKTD
 1802
                 829
                                    (IX+VBDYH),H
 1864 500 109
                      STHN
                               LD
                 830
 1807 [80508
                                     (IX+VBDYL), L
                               LB
                 831
                                     (IX+VBDXH), D
 18AA DE2204
                 832
                               LD
                                     (IX+VBDXL), E
 1800 007303
                               LD
                 833
                 234
                               RET
 1880 60
                      PPOT1:
                                     IX, RCOWB
                               LD
 1881 DU21784F
                 835
                                                   ; POT MUST BE FLOPPED CUZ
                 836
                               ΙD
                                     A.B
 18B5 78
                                                   , ARM IS FLOPPED
                 837
                               CPL
 1886 PF
                                     PPOT-$
                               JR
 1887 1665
                 838
                                     IX, LCOWB
                      PPOTO:
 1889 DD: 1614F
                839
                               LD
                               LD
                                     A, B
                 840
 18DD 78
                       ; CONVERT POT AND STORE
                 841
                               AND GEOR
                      EFOT
                 842
 18BE EARO
                               RRCA
                 843
 1800 OF
                 844
                               RRCA
 1801 OF
                 845
                                RRCA
 1802 OF
                                RRCA
 1803 OF
                 846
                                     OFH :
                                CP
 1804 FFOE
                 847
                                     NZ, KART-$
                                JR
 1006-2662
                 848
                                                  ; IF KNOB=7 THEN SET TO 6
                                     A, OCH
                 849
                                LD
 1008 DEGC
                                     (IX+VBARM), A ; SET ARM POSITION
                      KART
                                LÐ
 190A 00 170F
                 850
                  851
                                RET
 1200 02
                       ; CHECK IF BULLET HIT ANYTHING
                  852
                                     A. (IX+VBSTAT)
                      HITCHK: LD
                  253
 180F DE 9701
                                     060H
                                ΑΝΓι
 1801 F660
                  854
                                                   ; CHECK ONLY IF BLANKED
                                     20H
 1803 FE20
                  855
                                CP
 1805 280F
                  854
                                JR
                                     Z, HIT-$
                                                   , RETURN IF NOT BLANKED YET
                                RET
                                     NC:
                  857
 18D7 DO
                                     VECLAT, (IX+VBXCHK)
 isps proporte
                 858
                                BIT
                  859
                                RET
 1800.08
                                      (IX+VBSTAT), 0 ; BULLET HIT WALL
 18NN ND360100
                 860
                                LD
                                     (IX+VBXCHK), 1 ; SET LIMIT CHECK
                                LE
 18F1 DD360701
                 SA1
                  114.7
                                Tel 1
 1015 (9)
                                     A, (IX+VEXH) ; CHECK WHAT PART OF SCR ITS IN
                  3363 1114.
                                4.40
 1017, 0101.04
                               CP
                                     WAGX
                  5:54
  160°9 | FE48
                                     NO.HIT1-$

    JR

                  245
 DODGE ROOF
                                      (IX+VETIME), 2 ; MAKE IT JUMP OUT
 18ED DD360202
                  866
                                LTI
                                      (IX+VBSTAT), SOH ; RE ACTIVATE
                                LD
  18F1 DTC3A0180
                  867
                                      HL, BULLMT
                                LD
  1865 21861D
                  888
                                SYSTEM VECT
                  869
  18F8
                                RET
  18FA 09
                  870
                                      (IY+VBSTAT), 0 ; BULIT DIES FROM WAGON ON
 18FR DR340100
18FF FF58
                  871
                       HIT1:
                                LD
                                CP
                                      .RCAUX
                  872
                                      NC.HIT2-$
                                JR
  1901 3010
                  873
                                      A, (WAGON)
                                LD
                  874
  1903 3A904F
                                                   ; IS IT A CACTII?
                                      Α
  1906 B7
                  875
                                ÛŔ
                                                   ; NOPE ITS A WAGON
                                RET
                                     N7
                  876
  1907 00
                                     E, CCACX
                                                    ; LOAD X
                                LB
                  877
  1908 1640
                       ; ERASE OBJECT BULLET HITS
                  878
                                     D,(IX+VBYH) ; LOAD Y
                                LD
  190A DD560B
                  879
                        ERASE
                                     D
                                 DEC
                  880
  1900-15
                                 SYSSUK RELABI
  190F
                  881
  1910 00
                  882
                                 DEFB 0
                                      DE, HL
                                 ΕX
                  999.3
  1911 FE:
                                      DE, -41
  1912 | 1107FF
                  884
                                1.0
                                      B. 0
  1915 0600
                  885
                                 LD
                                      A, (HL)
  1917 75
                       ELOP
                                 LD
                  836
                                                    ; ZERO THE SCREEN BYTE
                                 LD
                                      (HL), B
  1918 70
                  887
                                 INC
                                      HL
  1919 23
                  888
                                      (HL)
                  889
                                 0R
  191A B6
                  890
                                 LD
                                      (HL), B
  191B 70
                                      HL, DE
                  891
                                 ADD
  1910 19
                                      NZ, ELOP-$
                                 JR
                  892
  191D 20F8
                                 RET
  191F 09
                  893
                                                    ; GUNFTR SAPCE
                                      RCACX+8
                   894
                       HITZ:
                                 CP
  1920 FF/60
                                      NC.DIE-$
                                 JR
                  895
  1922 3000
                                      E, LCACX
                   896
                                 LD
  1924 1F40
                                      MRELOP, (IX+VBMR)
                                 BIT
                  897
  1926 DDCB0076
                                      NZ, ERASE-$
                                 JR
  192A 20DE
                   898
                                      E, ROACX
  1920 1658
1920 180A
                   899
                                 LD
                                      ERASE-$
                                 JR
                   900
```

```
BIT MRFLOP, (IX+VBMR); WHO DIED?
1936 DDCB0076
                 901
                       DIE:
1934 2800
                 902
                                     Z, DLEFT-$
                                SYSSUK SUCK
1936
                 903
                                DEFB 11011101B
1938 70
                 904
1939 AL4F
                 905
                                DEFW LCOWB
                 906
                                DEFB 8
1938 08
                 907
                                DEFW TAPS
1930 PILIE
                 208
                                DEFW RSCORE
193E A44F
1940 180A
                 909
                                JR
                                     DIE1-$
1942
                 910
                       DLEFT
                                SYSSUK SUCK
                 911
                                DEFR 11011101B
1944 DD
                                DEFW ROOMB
1945 7846
                 912
1947 64
                                DEFB 100
                 913
                 914
                                DEFW FUNERL
1948 CLIF
                                DEFW LSCORE
194A 074F
                 915
                                      (IX+VBLEGT), 6; SET FIRST CELL TIME
1940 00061106
                 916
                       DIE1:
                                LD
                                      (IX+VBLEG), KIL1, AND, OFFH ;??
                 917
1950 DD361284
                                LE
                                      (IX+VBSTAT), 068H ; KILL THE SOB
                 918
                                1.10
1954 00340168
                                      A, (IX+VBYH) ; WHERE TO WRITE GOT ME
1950 DESPOR
                 212
                                LD
                 1,40
1997: 16500
                                SHB
1251(1)(1)
                 971
                                      IL INF+9
                                (4)
1906 BOOM
                 222
                                JR
                                      NC.DIE4-$
1961 0620
                 923
                                ADD
                                     A, 32
1963 57
                       DIE4
                                      D. A
                                                    ; LOAD Y
                 924
                                LD
1964
                 925
                                SYSTEM INCSCR
1966 2B
                 926
                                DEC HL
1967 7E
                 927
                                      A, (HL)
                                                    ; FIELD
                                LD
1968 FF05
                 928
                                                    ; INC IF LESS THAN 5
                                CP
                                ADC
196A CE00
                 929
                                      A, O
1960 77
                 930
                                      (HL), A
                                LĐ
                 931
                       ; PLAY DEATH SONG
                 932
                                      н, в
196B 60
                                LD
                 933
196E 69
                                LFI
                                      L.C
196F DD21124F
                 934
                                      IX, MSTACK
                                LD
1973 SECO
                 935
                                LD
                                      A, 11000000B
1975
                                SYSTEM BMUSIC
                 936
1977 OF OC
                 937
                                      C, LARG2
                                LE
1979 01061F
                 938
                                     HL, GOTME
                                LD
1970 FB
                 939
                                DI
1970
                 940
                                SYSTEM STRDIS
197F
                 941
                                SYSSUK PAWS
1981 FA
                 942
                                DEFB 250
1982 PF01
                 943
                                LD
                                      A, 1
1984 32DE4F
                 944
                                      (SEMI4S), A
                                                    ; SET FLAGO
                                LD
1987 09
                 945
                                RET
                       , FIELD PUTS UP THE CACTII APPROP TO SCORE
                 946
                         A=SCORE OF OPP PLAYER UPTO 6
BC -> ARRAY OF Y POSITIONS
                 947
                 948
                                     HL, CACTUS
                                                    ; -> CACTUS PATTERN
1988 21F81E
                 949
                       FIELD:
                                LD
                 950
198B F5
                                PUSH AF
1980
     3508
                 951
                                LD
                                      A, 1000B
198E 1019
                 952
                                OUT
                                      (XPAND), A
1990 F1
                 953
                                FOP
                                     AF
1991 FF01
                 954
                                CP
                                      1
1993 De
                 955
                                RET
                                     С
1994 FF04
                 256
                                CP
1996 3003
                 957
                                JR
                                     NC, TCAC-$
                 958
1998 (100819
                                CALL CACW
                 959
1998 00
                                INC
                       TCAC
                                     BC
1990 FF02
                 960
                                CP
                                      2
199E TO:
                 961
                                RET
                                     C
199F FF05
                 962
                                CP
1941 0003
                                JR
                                     NO, MCAC-$
                 963
19A3 CDC819
                 97.4
                                CALL
                                     CACW
1986 FL03
                 965
                       MOAC
                                CP
                                     3
19A8 FG
                 96.6
                                RET
                                     C
1989 CB
                 967
                                INC
                                     BC
19AA 60
                 968
                                     AF, AF
                                ΕX
19AB 0581
                 969
                                     A, 81H
                                                    ; ACTIVATE WAGON
                                LD
1900 0 004F
                 970
                                      (WAGON), A
                                LD
1980 Oc.
                                     AF, AF
                 971
                                EX
1981 000819
                 972
                                CALL CACW
1284 FL04
                 973
                                CP
1986 Inc.
                 274
                                     C
                                RET
19B7 OF
                 975
                                     BC
                                INC
```

```
195
                                                                 196
tono etroin
                074
                             \mathbf{L}.\mathbf{D}
                                 HL, TREE
277
                             PUSH AF
1976 10166
                                   A, 1100B
                97::
                             1.6
19DF 10:19
                979
                             OLL
                                   (XFAND), A
1900 F1
                980
                             POP
                                 ΑF
1901 CDC819
                981
                              CALL CACW
1904 FE05
                982
                              CP.
1906 D8
                             RET
                983
                                  - 0:
                934
                                  RC
1907 63
                              INC
1908 F5
                985 CACW:
                             PUSH AF
1909 D5
                986
                              PUSH DE
                                   A, (BC)
190A 0A
                987
                             LD
190B 57
                988
                             LD
                                  D, A
                                                ; EXPANDOMATIC
1900 3E08
                989
                             iΓι
                                  A. 8
                              SYSTEM WRITP
                990
190E
19D0 D1
                991
                             POP DE
1901 F1
                992
                             POP
                                  AF
1902 09
                993
                             RET
               994 ; PUT DEL X.Y INTO BULLET VECTORS
995 PUTVEC LD A.(DE) ; TABLE
                                            , TABLE [D LO]
1903 1A
               996
1904 77
                                   (HL), A
                                                ; BUL [D LO]
                             LD
1905 13
               997
                             INC
                                                ; TAB [D HI]
                                  DE
1906 03
               998
                                                ; COW [D HI]
                             INC
                                  BC
19D7 23
               999
                             INC
                                  HL
                                                ; BUL [D HI]
              1000
                                   A. (DE)
1908 tA
                             LD
1909 77
                                   (HL), A
              1001
                             LT
                                  HL
                                                ; BUL (LO)
19DA 23
                             INC
              1002
19DB 13
              1003
                             INC
                                  DE
                                                ; TAB [HI]
19DC 03
              1004
                             INC
                                                ; COW [LO]
                                  BC
1900 3500
              1005
                             LD
                                   (HL), 0
190F 00
              1006
                             INC
                                  BC
                                                ; COW [HI]
19E0 33
              1007
                             TNC:
                                  HL
                                                ; BUL [HI]
19E1 00
              1008
                             LD
                                   A, (BC)
19E2 FB
              1009
                             ΕX
                                   DE, HL
19E3 86
              1010
                             ADD
                                  A, (HL)
19E4 EB
              1011
                             FΧ
                                   DE. HI
19E5 77
                                                ; BUL [HI]=COW [HI]+TAB [HI]
              1012
                                   (HL),A
                             LD
19E6 13
               1013
                             INC
                                  DE
                                                ; TAB [D HI]
19E7 C9
              1014
                             RET
                     FOUNFIGHT START UP ROUTINE (ONCE PER GAME)
              1017
                    INII
              1017
                             SYSSUK GETPAR
PEG BOS
              101::
                             DEFM MXSCR
1980 01
                             DEFB 84H
               Total
1980 F496
              1020
                             DEFW ENDSCR
19EF 31064F
                                 SP, STACK
              1021
                             LD
19E2
              1022
                             SYSTEM INTPC
19F4
                                 FILL
              1023
                             DO
1965 0546
              1024
                             DEFW STACK
                             DEFW CT7-STACK
19E7 07:00
              1025
1989 00
                             DEFB 0
              1026
19EA
              1027
                             DO:
                                  SETB
19FB 02
                             DEFB 2**GSBSCR
              1028
19FC F84F
              1029
                             DEFW GAMSTB
                                            ; SET UP GAME PORTS .
; BOTTOM LINE - VERT BLK
19FE
              1030
                             DO
                                 SETOUT
19FF B8
              1031
                             DEFB BLINE*2
1A00 DA
              1032
                             DEFB RCACX/4+0COH ; HORZ BOUNDS
1001 00
              1033
                             DEFB 8
                                                ; INMOD
1402
              1034
                             DO COLSET
1003 0730
              1035
                             DEFW OFCOLS
1A05
              1036
                             DO BMUSIC
                                                ; PLAY STREETS OF LOR
              1037
1806 USIF
                             DEFW MSTACK
1408 00
              1038
                             DEFB 11000000B
                                                ; ON VOICE A
thes mate
              1039
                             DEFW HOME
100B
              1040
                             EXIT
              1041 ; ****
              1042 ; ONCE A ROUND START UP ROUTINE
              1043
                    ; #*#*
1ACC FO
              1044 STRND: DI
1000
              1045
                             SYSTEM INTPC
              1046
                    ; INIT HANDLES, BULLETS, TIMERS
1A0F
              1047
                             DO MOVE
1A10 D01E
              1048
                             DEFW CTS
1812 0000
              1049
                             DEFW 12
1A14 CE UI
              1050
                             DEFW SINIT
              1051 ; COLOR BANNER
                             FILL? NORMEM, BYTEFL*ALINE, OFFH
              1052
1616
```

```
ERASE SCREEN
 1010
                 1054
                                FILL? NORMEM+BYTEPL*ALINE, BYTEPL*(BLINE-ALINE), O
                 1055
                         RESET VECTORS
 1022
                 1056
                                FILL? STRRAM, ENDRAM-STRRAM, O
                 1057
                       # SHOW SCORES
 1028
                 1058
                                DO
                                    SUCK
 1029 10
                 1059
                                DEFB 00010000B
                                                   : TY
 1A2A 6062
                 1060
                                DEFW FNTSML
 1020
                 1041
                                DO
                                     DISNUM
 1020.00
                1062
                               DEFR LNX
 1A2E 00
                1063
                               DEFB BSY
 1A2F OD
                1064
                               DEFB TIME
 1A30 C4
                1065
                               DEFB OC4H
                                                   ; ZERO SUPRS, SMALL
 1031 APAR
                1044
                               DEFW LSCORE
 1433
                1067
                               ĐŌ
                                     DISNUM
 1A34 88
                1068
                               DEFB RNX
 1035 63
                1069
                               DEFB BSY
 1A36 OD
                1076
                               DEFB TIME
 1A37_04
                1071
                               DEFB OC4H
 1070: 044F
                1073
                               DEEM RECORE
                107: A CHUCK LOR END GAME
 10.35
                1074
                               DÚ.
                                    REALL
 1A (0) (1041)
                1075
                               DEFW ENDIGAN
 1000
                1076
                               TEXT GETRDY, GRX, GRY, LARGE
 1043
                1077
                               FXIT
 tA44 AF
                1078
                               XOR
                                                   ; SET UP WAGON
 1A45 32904F
                1079
                               LD
                                     (WAGON), A
                                                   ; STOP WAGON
                1000
                      # PUT UR PLAY FIELD:
 1848 SA614F
                1081
                               LD
                                    A, (RFIELD)
                                                   ; NUMBER OF CACTII
 104B 1ESS
                1082
                               LE
                                     E, RCACX
                                                   # RIGHT CAC COLUMN
 184D 01021D
                1083
                               LD
                                    BC, RFTAB
                                                   ; POSITIONS TABLE FOR CACTII
 1A50 CD8819
                1084
                               CALL FIELD
                                                   ; PUT THE CACTII UP
1A53 3AA54F
                1085
                               LD
                                    A. (LFIELD)
1A56 1E40
                1086
                               LD
                                    E, LCACX
1A58 018010
                1087
                               LF
                                    BC, LFTAB
1A5B CD8819
                1088
                               CALL FIELD
                1089
                       INITIALIZE Q POINTERS
1ASE RE4E
                1090
                      INITO
                               LD
                                    A, LCOWB, SHR, 8
1860 32144F
                1091
                               LD
                                    (WRITQ+2), A
1A63 32174F
                1092
                               LD
                                     (VECQ+2), A
                      ; SET UP VECTORS SO COMBOYS WALK OUT
                1093
1866 DD21614F 1094
                               LD
                                    IX, LCOWB
                                                  ; LEFT COMBOY VECTOR
1A6A DD360010 1095
                               LD
                                    (IX+VBMR), 10H
1A6E 21154F
               1096
                               LD
                                    HL, VECQ
1A71 CD341D
               1097
                               CALL COWINT
1A74 BD21784F 1098
                               LD
                                    IX, RCOWB
                                                  ; RIGHT COWBOY VECTOR
1A78 DD360050 1099
                               LD
                                    (IX+VBMR),50H
1A7C CD341D
1A7E 3A904E
               1100
                               CALL COWINT
               1101
                              LD
                                    A. (WAGON)
                                                  ; IF WAGON IS ON
1AS2 B7
               1102
                               OR
1883 281D
               1103
                               JR
                                    Z, MIDC-$
1A85 00218F4F 1104
                              LO
                                    IX, WAGVEC
                                                  : THEN ACTIVATE WAGON
1A89 DD360010 1105
                              LD
                                    (IX+VBMR), 10H
1ASD DD340C03 1106
                              LD
                                    (IX+VBYCHK), 3
1A91 DDGG0840 1107
                              LD
                                    (IX+VBDYL), 40H
1895 000060648 1108
                              LD
                                    (IX+VBXH),72
1A99 DD360B0A 1:109
                              LD
                                    (IX+VBYH), TLINE
1A9D CB541D
               1110
                               CALL ADDTO
1AA0 180B
               1111
                              JR
                                    BORG-$
1AA2 3E08
                     MIDC:
               1112
                              LD
                                    A. 8
1A04 D319
               1113
                              OUT
                                    (XPAND), A
1886
               1114
                              SYSSUK WRITP
                                                  ; ELSE PUT UP A CACTUS
1888 40
               1115
                              DEFB CCACX
1869 CA
               1116
                              DEFB MCACY
1AAA OS
               1117
                              DEFB 8
                                                  ; EXPAND
1AAR FOIE
               1118
                              DEFW CACTUS
               1119
                      . INITIALIZE BULLET VECTORS
188D 111200
               1120
                     BORG:
                              LD
                                    DE, BULVS7
1ABO DD21184F 1121
                                    IX. BULVI
                              LD
1AB4 012004
                                    BC, 4*256+20H
               1122
                              LD
1AB7 3F62
               1123
                              LD
                                    A. 2
1AB2 B8
               1124
                     BULLP
                              CP
                                    R
1ABA 2002
               1125
                              . 15
                                   NZ, TIYU-$
1ABC OF GO
               1126
                              LD
                                   C+60H
1ARE 007100
                                    (IX+VBMR),C
               1127
                     TIYU
                              LD
1801 00/360701 1128
                              LD
                                    (IX+VBXCHK),1
```

```
1819 C5
                       PUSH BC
           1189 LPPP2
                       PUSH DE
tria DS
           1190
                       CALL HITCHK
1818 CDCE18
           1191
                       POP DE
IBIE DI
           1192
1BIE CI
           1193
                       ADD IX.DE
1820 1000
           1194
                           A, (SEMI4S) ; CHECK IF DEATH MODE
1822 CONCAE
          1195
                       LD
1805 00
           1196
                       DEC A
                           Z, LOOP-$
1824 200F
           1197
                       JR
                       DUNZ LPPP2-$
1028 100F
           1198
                       JR L00P-$
1000 1000
           -1199
           1200
           1201
                ENDRND EXIT
                      JP STRND
1000 C 000A
           1202
           1203
```

\_\_-.

```
1830 366 54F
                  1204 ENDGAM: LD
                                     A. (GAMSTB)
   1893 Cum
                  1205
                                BIT GSBEND, A
   1835 CA
                  1266
                                RET
   1B36
                  1267
                                SYSTEM QUIT
   1 fortice
                 1209 DTAB:
                                UMP SCT7, ENDRND
   1.F: :F:
                  1210
                                JMP SEO, ENDRND
   1606
                  1211
                                RC
                                     SPO, PPOTO
   10:11
                 1212
                                RC:
                                     SP1, PPOT1
   1644
                  1213
                                RC
                                     SJO, JOYO
   11:42
                 1214
                                RC
                                     SJ1, JOY1
   1000
                 1215
                                MC
                                     SKYD, PISS
   11:410
                 1216
                                RC
                                     STO, FIREO
   1856
                 1217
                                RC
                                     ST1, FIRE1
   105.3
                 1218
                                RC
                                     SSEC, DOLOCK, +END
   1007
                 1320 BULRIT DONT CHROIS
   Hiller
                 1334
                                DONE CHRDIS
  11227
                 1773
                                DONE CHRDIS
  HISA
                 1223
                               DONT CHRDIS
  1858
                 1224
                               DONT CHRDIS
  1850
                 1225
                               DONT MRET
                1227
                      1228 ; * GUNFIGHT WRITE INTERRUPT ROUTINE *
                1229
                       ; 作者非称称称称称称称称称称称称称称称称称称称称称称称称称称称
  1850 OS
                1230
                      GFWRIT: EX
                                    AF, AF
  185E D9
                1231
                               EXX
  185F DDF5
                1232
                               PUSH IX
  1861 BE78
                      BEGINT: LD A, LFRVEC. AND. OFFH ; ESTABLISH TICKS INT
                1233
  1840 reson
                1234
                               OUT
                                   (INFBK), A
  1865 DECS
                1235
 1BAC TESOT
                               LD
                                    A. LFRLIN
                1236
                               OUT (INLIN), A
 1869 31134F
                1237
                              LD
                                    HL, WRITQ
                                                ; GET FIRST WRITE Q ENTRY
 18AL LINEDID
                1238
                               CALL FIRST
 1866 Ch. 910
                1239
                              CALL DELQ
 1872 OF
1870 CORPOR
                                                 DROP FROM WRITE Q
                1240
                              XOR A
                1241
                              LD
                                    (URINAL), A
 1876 FOC PO146 1242
                              BIT VBSWAG, (IX+VBSTAT); WAGON?
 1876 Polisi
               1243
                                   NZ, GFWRT1-$ ; JUMP IF YEP
                              JR
               1244 ; GUNFIGHTER - BLANKETH HIM
 1870 (1607) 4
               1245
                                   DE, 1405H
                              LD
                                             ; LOAD BLANKING PARMS
 1 B 7 (
               1246
                              SYSTEM VBLANK
                                                ; CALL BLANKER
 1881 1.45
               1247
                                 H, LEGO, SHR. 8 ; WRITE LEG PATTERN
                              LD
 1880 Hear 12
               1248
                              LD
                                   L. (IX+VBLEG)
 1867 (c. 1867)
               1249
                              INC L
                                                ; SKIP OVER LINK AND TIME
               1250
                              INC
 1B800
               1251
                              SYSTEM VWRITE
                                                ; AND WRITE LEG
               1252 ; IS GUNFIGHTER DEAD?
1866 BUT BOISE 1253
                             BIT VBSINT, (IX+VBSTAT)
188F 0036
               1254
                             JR
                                  NZ. GFWRT5-$ ; JUMP IF SO
1R90 - 1081B
               1255
                             LD
                                   HL, ARMTBL
                                                : LOOKUP ARM PATTERN
1873 Line
              1256
                             LD
                                  D, 0
1895 Dispos
               1257
                                  E, (IX+VBARM)
                             LD
1 Exert 1 1
              1258
                             ADD HL, DE
1800 ST
              1259
                             LD
                                  E, (HL)
1896 ( )
               1260
                             INC
                                  HL
1891.
              1261
                             LD
                                  D. (HL)
1000 11:
              1.76.2
                             FΧ
                                  DE, HL
1890
              1763
                             SYSTEM VWRITE
ten Hotel
                                               ; WRITE ARM PATTERN
              1264
                                  HL, GFBODY
                             LD
IBAR Insect
                                               ; LOAD BODY PATTERN
              1265
                             JR
                                  GFWRT2-$
                                               ; JOIN WAGON WRITE
              1266
                    # BLANK THE WAGON
1804 11-416
              1267
                    GEWRT1: LD
                                 DE, 1604H
                                               ; LOAD WAGON SIZE
11:07
              1348
                             SYSTEM VBLANK
1007 / 1401F
              1269
                             LD
                                 HL, WAGPAT
```

```
, NOW WRITE
                     GEWRT2: SYSTEM VWRITE
              1270
1500
                                 (IX+VBOAH), D
TRAC HOUSE
                     GEWRT4: LD
              1271
                             LD
                                   (IX+VEOAL), E
1001 1007 1001
              1272
                                                 , ADD VECTOR TO VECTOR Q
                                   HL, VECQ
                     GEWRIE: LD
1RE4 11154F
               1273
                             CALL ADDIO
              1.74
100 100 100 100
                             POP
                                   ΤX
titisa tibili.
               1:75
                            · EX
                                   AF, AF
              11276
Hila ess
                             EXX
113010-102
              1277
TRUE FU
                    ETRE
                              ΕI
               1278
              1279
                              RET
                                   HL, NULPAT
                     GEWRT5: LD
1800-21001F
              1280
                              JR
                                  GFWRT2-$
               1281
1800 10F7
                     ; 长春秋春春春春春春春春春春春春春春春春春春春春春春春春春春春春春春
               1282
                     ; * GUNFIGHT LOW FOREGROUND ROUTINE *
               1283
                       水环环环环环环环环环环环环环环环环环环环环环环环环环环
               1284
                     GELER: PUSH AF
anors es
               1285
                              PUSH BC
1806-05
               1286
                              PUSH DE
1BCZ D5
               1287
                              PUSH HL
1808 ED
               1288
                              PUSH IX
TREE FILES
               1289
                     ; BUMP TIME BASES OF ACTIVE OR INTERCEPTED VECTORS
               1290
                                  HL, BULV1+VBSTAT
               1291
                              LD
1000 000 PAE
                                   DELBULVSZ-1
               1292
                              1.17
ince !!!!00
                                   B. 4
               1293
                              LD
15'01 (s. 64)
                              CALL TBUMP
1000 000 10
               1294
                                                 ; SKIP LINK FIELD
                              INC HL
               1295
1 C(1)
                                   DE. GFVSIZ-1
                              LΠ
1557 (11.00)
               1296
10300-05-903
               1297
                              LD
                                   в, 3
                              CALL TBUMP
THE CHAIN
               1298
                     ; LOOP TO UNWRITE, THEN WRITE ALL 4 BULLETS
               1299
                     BUT FIRST, A WORD TO OUR SHIFTER
               1300
               1301
                              XOR A
TEDEL OF
1660 PURE
                                   (URINAL), A
                              LD
               1302
LD
                                   B, 4
                                   IX, BULV1
                              LD
               1305
                       UNWRITE THIS GUY?
                     WREUL1: BIT VBBLNK, (IX+VBSTAT)
irmo le co176 1306
                                   Z,WRBUL2-$; JUMP IF NOT H, (IX+VBOAH)
1FTD 1 41
               1307
                              JR
THEE DESCRIPTION
               1308
                              LD
                                   L, (IX+VEOAL)
184.2 14 (00)
               1309
                              LD
                                   A, (IX+VBARM) ; GET LAST MR
THEY THE LOF
               1310
                              LD
                              QUT
                                   (MAGIC),A
 IBES 1930
               1311
                                                ; UNWRITE BULLET
                                    (HL), OCOH
 1000 5 65
                              1.10
               1312
                                   VBBLNK, (IX+VBSTAT) ; CLEAR BLANK BIT
                              RES.
 11FC 16: 001B6 1313
                     ; SHALL WE WRITE THIS GUY?
               1314
 1000 14 001/E 1015 WREULZ: BIT VBSACT, (IX+VBSTAT)
 1001
                              JR
                                   Z. WRBUL4-$
       1:
               1316
                              LD 1
 100A 1816-0B
                                   D, (IX+VBYH)
               1317
                                   E, (IX+VBXH)
 1000 10 1006
              1318
                              LD
 10 cm 100 1 60
                                   A, (IX+VEMR)
               1319
                              LD
                              SYSTEM RELABS
 1000
               1.320
 1011 115 OF
1014 56 50B
                                   (IX+VEOAH), D
               1321
                              LD
                                    (IX+VBOAL), E
                              LD
               1322
 10.17 Fit 10E
                                    (IX+VBARM), A
               1323
                              LD
                                    HL, NORMEM-SCREEN
 1016 . 1 9940
                              1 D
               1 : 4
                              ADD HL DE
 1019 1
               1325
                              EQU URINAL-SCREEN+NORMEM
DAFFE
               1326
                     DIFER
 TOTE AL
                                    A, (HL)
                1327
                              LD
                                    DE, HL
                1328
                              ĒΧ
                                    (HL), OCOH
 1620 500
                1329
                               LD
 1022 67
                               0R
                1330
                                                 ; JUMP IF NOT
                               JE
                                    7. WREEL B-S
 16
                                    VESACT, (IX+VESTAT) ; KILL ACTIVE BIT
 TO SUPPLEMENTAL TRACE
                               RES
                                    VESINE, (IX+VESTAT) ; SET INTERCEPT BIT
     Softa BOHL 1993
                               SET
                                    VBBLNK, (IX+VBSTAT); SET BLANK BIT
 10,45 phickoffe 1 334
                      WKGRUL3:
                              SET
                      , STEP TO NEXT BULLET VECTOR, LOOP BACK IF NOT DONE
                1335
                                  DE, BULVSZ
                1336
                      WRBUL4: LD
 1031 111200
                1337
                               ADD
                                    IX, DE
 1034 0042
                               DUNZ WRBUL1-$
 1006-1601
                1338
                      ; GET NEXT PATTERN TO WRITE, AND SCHEDULE HIM
                1339
                               IN HIWRITO
 10 to 21124F
                1340
 46 000 0004010
                1341
                               CALL FIRST
                                                  ; JUMP IF EMPTY Q
 ic a 2012
1040 9870
                                    Z, WRBL5A-$
                1342
                               JR
                                    A, WRTVEC, AND, OFFH ; SET FEEDBACK REG
                1343
                               LD
                               OUT
                                   (INFBK),A
                1344
 1042 0000
```

```
205
                                                                  206
1044 DD7F0B
               1345
                               LΩ
                                    A, (IX+VBYH) ; WHICH WINDOW TO USE?
                                                 ; COMPARE TO WINDOW BOUNDARY .
1047 FEB3
               1346
                               CP
                                    WINEND
1049 RE00
               1347
                               LD
                                    A, BOTLIN
                                                  : ASSUME BOTTOM LINE
                                    NC. WRBUL5-$ ; JUMP IF GOOD GUESS
1040 (6)
               1348
                               JR
                                    A, TOPLIN
                                                  WRONG - USE TOP
1040 ( 3
               1349
                               1 Fr
16.45 Table
                                                  ; SET LINE REGISTER
               1350
                     WRBULS: OUT
                                    (INLIN), A
1653 61
               1.351
                               ΕI
                      > LOOP THRU VECTORING THOSE DAMN BULLETS
               1352
105 How 1184F 1358
                     WRBL5A LD
                                    IX, BULVI
1057 (44.64
1050 (44.10
               1354
                               LD
                                    B. 4
               1355
                               LD
                                    HL, BULLMT
                                                  ; HL = BULLET LIMITS TABLE
1618: 141:00
               1356
                                    DE, BULVSZ
                               LD
1050 TeleBO17E 1357
                     WRBUL6: BIT
                                    VBSACT, (IX+VBSTAT); ACTIVE BULLET?
1000
      6.00
               1358
                               JR.
                                    Z, WRBUL7-$
107.4
               1359
                               SYSTEM VECT
104 - br / 0075E 1360
                               BIT VBCLAT, (IX+VBXCHK); DID Y HIT EDGE?
1075 2004
                                    Z.WRBUL7-$; NOPE
               1.36.1
                               JE
1077 Ide DOTBE 1362
                               RES
                                   VBSACT, (IX+VBSTAT) ; DEACTIVATE BULLET
10.75 14017
               1063
                      WRBUL7:
                               ADD
                                    IX, DE
                               DUNZ WRBUL6-$
107 (315)
               1.36.4
                                                  ; LOOP BACK
                      F NOW PUT SOMETHING ON THE WRITE Q
               1365
               1366
                               LD
                                    B, 2
                                                  AMAX 2 TIMES THRU
1076 THAE
                                    HL, VECQ
               1367
                               1 D
10.70 Floring
               1368
                      GVECT:
                               CALL FIRST
                                                  # GET VECTOR Q ENTRY
10.20 Calculo.
                                                  ; JUMP IF Q EMPTY
; DROP FROM VECTOR Q
               1369
                               JP.
                                    Z, GVECT4
1075 (16.210)
               1370
                               CALL DELQ
10% 11.
               1371
                               ΕI
               1372
                      WAGGN?
100 - 50x 5014A 1373
                               BIT VBSWAG, (IX+VBSTAT)
tear croztro
               1374
                               JP
                                   NZ, GVECTS ; JUMP ON WAGON
               1075
                     > DEAD?
1000 DECEMBER 1376
                              BIT VBSINT, (IX+VBSTAT)
AFOR OWNER
               1377
                                    NZ, GVECT1-$ ; JUMP IF DEAD
                               JR
               1378
                     ZERO VELOCITY?
10 the Charles
                                   A. (IX+VBDXL)
               1.379
                              LEL
105 1101564
               1380
                               OR
                                    (IX+VBDXH)
16 97 Showledge
               1.381
                               0R
                                    (IX+VBDYL)
1500 0045500
               1382
                              QR:
                                    (IX+VBBYH)
1020 TO17
1020 DEC 202
               1383
                                    NZ, GVECT1-$ ; GVECT1 IF NONZERO
                              JR
               1384
                              t n
                                    (IX+VBTIMB), A ; ZERO TIME BASE
1061 140 D0166 1385
                              BIT
                                   VBSNOM, (IX+VBSTAT); ALREADY STATIONARY?
100'c 200%
               1386
                              JR
                                    NZ, GVEC3A-$
                     ; SET STATIONARY LEGS
               1387
16 A 7 14 (S.1.24F 1 0.0)
                              LD
                                    (IX+VBLEG), LEGO, AND, OFFH
                              SET VBSCHG, (IX+VBSTAT) ; SET CHANGED
SET VBSNOM, (IX+VBSTAT) ; AND STATIONARY
UR GVECSA-$ ; JUMP TO ARM CHECK
10 Mill tale trouble of body.
1) of 400 to 164 1320
1010 10.00
               1391
               1392 / MOVING GUNFIGHTER
               1393
                     VECTOR
10R5 24871D
               1394 GVECT1: LD
                                    HL, GUNLMT ; LOAD OF LIMITS
1088
               1395
                               SYSTEM VECT
               1396
                                   Z.GVECT2-$ ; JUMP IF HE DIDN'T MOVE
16 04 (2000)
                              JB
                              SET VBSCHG, (IX+VBSTAT); SET CHANGED BIT
RES VBSNOM, (IX+VBSTAT); CLEAR NOT MOVING STATUS
1010 10to DOIDE 1397
1000 Mic NO1A6 1398
               1399
                     A NEED WE GO TO NEXT CELL IN ANIMATION SEQUENCE?
               1400 GVECT2: LD
1004 007011
                                    A_{r}(IX+VBLEGT); A = ANIMATION TIMER
1007 91
               1401
                              SUB
                                   С
                                                 ; SUBTRACT TIME BASE
1008 F20A10
               1402
                              JP
                                    P. GVECT3
                                                  ; JUMP IF NOT COUNTED DOWN
                    ; GET NEXT CELL
               1403
1000 D00#12
              1404
                              LD
                                    E, (IX+VBLEG); GET LINK
100E 12 H
               1305
                              LD
                                    D. LEGO. SHR. 8 ; SET H. O. PART
1000 1
              1406
                              LD
                                    A, (DE)
                                                 ; A = NEXT
10101-00/2012
                                    (IX+VBLEG), A
              1407
                              LD
                                          . STEP TO TIMER
1010 1
               1408
                              INC
                                    DE
                                    A, (DE)
                                                  GET NEW TIMER
1010 c. fo.
               1409
                              LD
                                    VBSCHG, (IX+VBSTAT) ; SET CHANGED BIT
1016: 10: 001DF 1410
                              SET
10000-08 - 111
              1411 GVECT3: LD
                                    (IX+VBLEGT), A ; STORE BACK TIMER
              1412 / DID ARM CHANGE?
tobic to long
               1410 GVECSA: LD
                                   A, (IX+VBARM)
1610-16-616
                                   (IX+VBOARM) ; COMPARE TO OLD ARM
              1414
                              CP
100 to the
                                                 ; JUMP IF NO CHANGE
               1415
                                    Z.GVEC3B-$
                              JE
1005 Fds to 4DE 1416
                              SET
                                   VBSCHG, (IX+VBSTAT); SET CHANGED BIT
1012 11 110
               1417
                              LD
                                    (IX+VBOARM), A
               1418
                     ADD ITEM TO WRITE Q?
10f6 DE COISE 1419 GVEC3B: BIT VBSCHG, (IX+VBSTAT)
```

```
208
```

```
NZ, GVECT6-$ ; YES GVECT6
1710 3000
               1430
                              JR
                     ; NO CHANGE - LINK TO VECTOR Q
               1421
100 % STORAGE
               1422
                              1.0
                                   HL, VECQ
1015 (1) 116
                              CALL ADDTQ
               14:3
10.100 (0.00)
               1424
                              DEC B
                                    NZ, GVECT
                                                 ; SUB FOR DUNZ
1019 6
               1425
                              JF
        410
ICC: [1
               1426 GVECT4: EI
1011000000
               1427
                              CALL STIMER
11000 PH 1 1
               1428
                              POP
                                    ΙX
                                   HL
110 - [ -
               1429
                              POP
                              POP
1 Ford Lifet
               1430
                                    DE
15001 01
               1431
                              POP:
                                    BC
Host Fi
               1432
                              POP
                                   ΑF
tros. C
               1433
                              RET
               14:4
                     ; VECTOR AND Q WAGON
1100 1 (23 2 11)
4100 0
               14
                     GVECTS: LD HL, WAGLMT
                               SYSTEM VECT
               14.36
1000 1234E
               1437
                              LD HL, VECQ
fred at the
                                                   : REMOVE FROM VECTOR Q
               1438
                               CALL DELQ
1101. 10 - 1-019E 1439
                     GVECTA: RES VBSCHG, (IX+VBSTAT)
1017 211 H
               1440
                                    HL, WRITQ
                              1 Ti
1000 000 110
                               CALL ADDTQ
               1441
11/11/ 1 96
                                                   ; JUMP BACK TO QUIT
               1442
                               JR
                                    GVECT4-$
                     , ROUTINE TO BUMP TIME BASES OF VECTORS
               1443
                                    A, (HL) , GET STATUS
                              LD
INC
1101E 7F
               1444
                      TEUMP:
               1145
11411
                                                  # ACTIVE OR INTERCEPTED?
                                    OAOH
               1446
                               ANU
110 (0.4) (50)
                                                 ; NO - TOUMPI
110 × 301
11034 34
                                    2,18UMP1-$
                               JEC
      .301
               1447
                                                  , BUMP THE TIME BASE
               1448
                               TNO
                                    (HL)
                      TBUMP 1: ADD HL, DE
100% 19
               1449
1024 10F6
               1450
                               DUNZ TEUMP-$
               1451
                               RET
1028 02
                      A SUBROUTINE TO DELETE ENTRY AT FRONT OF Q
               1452
                                       HL = HEAD-TAIL, IX = OBJECT, A = CLOBBERE
               1450
                      ; ENTRY:
               1454
10000 F 3
                      DELQ:
                                    A, (IX+NEXT) ; HEAD = NEXT(OBJECT)
               1455
                               LD
11076 DD7EFF
                                    (HL), A
               1456
                               LD
11020 77
                                                  ; IS HEAD NOW NIL?
102F A7
               1457
                               AND
                                    Α
102F CO
               1458
                               RET
                                    NZ
                                                  ; QUIT IF NOT
1030 23
1031 77
               1459
                               INC
                                    HL
                                                  ; YES - SET TAIL = NIL TOO
                                    (HL).A
                               I D
               1460
10000000
               1461
                               DEC
                                    HL
100000
               1462
                               RET
                                    (IX+VBDXL),50; SLOW WALK OUT
10%1 top://o332 1463
                      COWINT: LD
tfi⇔. 10 b.50t80 1464
                                    (IX+VBSTAT), 80H ; ACTIVATE
                               LÐ
treat tipes 6701 1465
                               LD
                                    (IX+VBXCHK),1
                                    (IX+VBYCHK), 1
17(4) PROBLECTOR 1466
                              LD
1041 90 5,6664 1467
                                    (IX+VBXH),4
                              LD
15(4) 10 0 0 0 0 0 28 1468 15(4) 10 0 0 0 0 5 0 6 1469
                                    (IX+VEYH), 40
                              I D
                                    (IX+VBARM), 6 ; SET ARM STRAIGHT
                              LD
105 - 90 p.124F 1470
                                    (IX+VBLEG), LEGO, AND, OFFH
                              LD
                               JP
                                       ADDITO
               1471
                      ; SUBROUTINE TO APPEND ENTRY TO END OF Q
               1472
                                     HL = HEAD-TAIL BYTES, IX = OBJECT, A.DE C
               1473
                      : ENTRY:
                                                  ; DE = ENTRY
                               PUSH IX
1053 3445
               1474
                      ADDTQ:
                               POP
1056-03
               1475
                                    DE
10511
                               DI
               1476
                                     (IX+NEXT), 0 ; NEXT(OBJ)=NIL
1050 Utc. (SEE 00 1477
                               LD
110° a
               1478
                               INC
                                    HL.
                                    A, (HL)
                                                   ; A = OLD TAIL
10fdt T
               1479
                               LD
ing to
                                                  ; SET TAIL = . OBJ
               1480
                                    (HL), E
                               LD
                                                  ; WAS OLD TAIL NIL?
               1491
                               AND
                                                  ; JUMP IF SO
1060 1107
               1482
                                     Z, ADDTQ1-$
                               JR
                      , NONNIL OLD TAIL, SET NEXT(OLDTAIL) = OBJ
               1483
                                                  ; DE = . NEXT(OLDTAIL)
; A = . OBJ (FROM NEW TAIL)
100.7 13
               14:4
                               LD
                                    E, A
1107.
                                    A, (HL)
               1485
                               LD
100.4
               1436
                               DEC
                                    HL
1007 0
               1407
                               DEC
                                    ΠE
1067 U.
106
               1488
                                    (DE), A
                               IΓ
               1489
                               RET
               1490, / NIL OLD TAIL CASE
                                                   ; BACKUP TO HEAD
110 !
110
               1491
                      ADDT01, DEC. HL
                                                   ; HEAD = . OBJ
               1492
                               L.D.
                                    (HL), E
11076
               1493
                               RET
                      , SUBROUTINE TO POINT IX AT FIRST ENTRY ON A Q
               1494
```

\*\*\*

1566

1567

```
212
```

```
211
                        , PATTERN TABLES:
                1568
                       ARMTEL: DEFW ARMO
                1569
IDDR FLID
                1570
                                DEFW ARM1
1000 00 1E
                                DEEW ARM2
                1571
IDDE LITE
                                DEFW ARMS
1DF1 1-10
                1572
IDES:
                1773
                                DEFW ARM4
     i f
I DE S
     1574
                                DEFW ARMS
                                DEFW ARMA
                15,25
1067 1 11
                       : PATTERN DEFINITION MACROS
                1576
                                MACR #A, #B
                1577
                      DEFO2
                1578
                                DEFB O#AH
                                DEEB O#BH
                1579
                                ENDM
                1580
                                MACR #A, #B, #C
                      DEFOS
                1561
                                DEFB O#AH
                1582
                                DEFB O#BH
                15,483
                17334
                                DEFB O#CH
                                ENDM
                1585
                                MACR #A, #B, #C, #D
                       DEFO4
                1586
                                DEFB 0#AH
                1987
                                DEFB O#BH
                1588
                                DEFB O#CH
                1589
                                DEFE: O#DH
                1590
                1591
                                ENDM
                                DEF2 1,17
1550
                1992
                       TREE
                1593
                                DEFB 00001000B
EDETE OF
THE COLO
                1594
                                DEFR 00011100B
                                DEFB 00111110B
                1595
1060 3
                                DEFB 01101011B
10FF 31
                1596
THE ...
                1597
                                DEFE 00001000B
                                DEFB 00001000B
MITTER
                1593
10F1
                11000
                                DEFB 00111100B
10E2 3
                                DEFB 01111110B
                17,00
1063
                1501
                                DEFE: 10101001B
1 FIE 4
                                DEFE 00001000B
                1463
                                DEFB 00111100B
1005 3
1007
                1403
                1..04
                                DEFB 01111110B
1007 11
                                DEFE 11101011B
                1765
HE
                                DEFB 10001001B
                1606
TOPS O
                                DEFB 00001000B
                1407
THE A . I.
                1608
                                DEFE: 00011100B
                                DEFB 10101110B
DEF04 0A, 0A, 2, 5
THEFT OF
                1609
                1510
                       ARMO:
1 (1)
                                DEFO2 40, 00,
                 17.11
11.00
                                DEFO2 51, 00,
                 1612
Hos
                                 DEFO2 04,00,
LEO4
                 1613
                                 DEF02 01,00,
                 1614
1E06
                                 DEF02 00, 40,
                 1615
1F08
                        ARM1:
                                 DEF04 0A, 0A, 2, 3
                 1616
1EQA
                                 DEFO2 50,00,
                 1617
 1F0E
                                 DEFO2 14,00,
                 1618
 1F10
                 1619
                                 DEF02 01,40,
 1F 1.2
                                 DEF04 0A, 0A, 2, 2
                        ARM2:
                 1620
 1F14
                                 DEF02 54,00,
 1E18
                 1621
                                 DEFO2 55, 40,
                 1622
 1E1A
                                 DEF04 0A, 7, 2, 4
                        ARM3:
                 1623
 1E10
                                 DEF02 10,00,
                 1624
 1E20
                 1625
                                 DEF02 05,40,
 1E22
                                 DEF02 54,00,
 1F24
                 1626
                                 DEF02 50,00,
 JE 24.
                 1627
                                 DEF04 0A, 6, 2, 5
 1E26
                 1628
                        ARM4:
                                 DEF02 00,40,
                 1429
 1F 20
                 1630
                                 DEFO2 45,00,
 1E2E
                                 DEF02 10,00,
                 1631
 14 30
                                 DEF02 50,00,
 1E32
                 1632
                                 DEF02 40,00,
 1F34
                 1633
 1F36
                 1604
                        ARM5:
                                 DEF04 0A, 5, 2, 6
                                 DEF02 00,40,
                 17.35
 1F3A
                                 DEF02 01,00,
 1F30
                 1636
                                 DEF02 05,00,
 1FBE
                 1637
                                 DEF02 14,00,
DEF02 54,00,
 1F40
                 1538
 1F42
                 1639
                                 DEFO2 50,00,
                 17.40
 1F44
                                 DEFO4 0A, 5, 1, 5
                        ARM6:
 10'47
                 1641
                                 DEFB 01H
 1010 01
                 1642
```

215 \$ 216

```
11.000
               1718
                               BEFS 00110000B
11-04
                               DEFB 00110000B
               1719
1665 30
               1720
                               DEFB 00110000B
100/-41/05/420 1721
                      GOTME:
                               DEFM 'GOT ME'
1FCC Cox
          1722
                      NULEAT:
                               DEFB 0
11 00 00
               1723
                               DEER O
TEOF OF
               17.4
                               DEFE 1
tror or
               172°c
                               100 F IS - 1
1110
               17.75
                      GEDGDY: 10.FO4 0, 0, 3, F
                               DEFOS 00,44,00,
TE14
               1777
                               DEF03 11,55,10,
1F17
               1728
                               DEF03 15,55,50,
IF1A
               1729
                               DEF03 02, AA, 00,
1F10
               1730
                               DEF03 02, A2, 00,
               1731
1F20
                               DEF03 02, AA, 80,
1F23
               1732
               1733
                               DEF03 00, AA, 00,
1F24
                               DEF03 00, A8, 00,
1629
               1734
1F20
                1735
                               DEFOS 15,55,00,
1F2F
               1736
                               DEF03 55,55,50,
                               DEF03 51,55,50,
1E32
               1737
                               DEF03 41,55,00,
               1738
1E35
1F38
               1739
                               DEF03 41,55,00,
                               DEF03 45,55,00,
1F3B
               1740
                               DEFB OIH
1ESE OL
               1741
LE RE
               1712
                               DEFB 55H
                      WAGEAT:
1E40
               1743
                               DEF04 0, 0, 4, 16
1544
               1744
                               DEF04 00,05,50,00,
IF10
               1745
                               DEF04 00, 55, 55, 00,
               1746
15.40
                               DEF04 01,55,55,40,
               1747
1650
                               DEF04 05, 55, 55, 50,
1554
                .748
                               DEFO4 15, 54, 15, 54,
1550
               1749
                               DEF04 15,50,05,54,
10.50
               1 50
                               DEF04 15,40,01,54,
               1 . 1
                               DEF04 15, 40, 01, 54,
1040
               1752
15'54
                               DEF04 15,50,05,54,
1868
               12503
                               DEF04 05,54,15,50,
10.60
               1.754
                               DEF04 01,55,55,40,
1570
               1755
                               DEF04 00,55,55,00,
1F74
               1.75%
                               DEF04 00, 15, 54, 00,
               1757
1575
                               DEF04 02, AA, AA, 80,
               1758
1F 70
                               DEF04 00, AA, AA, 00,
1080
               1759
                               DEF04 12, AA, AA, 84,
1534
               1750
                               DEF04 10, A8, 2A, 04,
1F88
               1761
                               DEF04 10, 20, 08, 04,
1F80
               1762
                               DEF04 52, AA, AA, 85,
1690
               1763
                               DEF04 10, 20, 08, 04,
1F94
                               BEF04 10,00,00,04,
               17:4
1698
               1745
                               DEF04 10,00,00,00,04,
               1766
1500 00
               1767
                      FUDG4:
                               DEFB 0
               1763
1000
               177.9
                      MSET
                               MASTER 0A4
15 °F
               1770
                               VOLUME 09H, 0H
1000
               1771
                               RET
               1772
                        ; HOME ON DA RANGE
AFA COUNTY
               1773
                      HOME
                               CALL MSET
1E04
                1774
                               NOTE1 36, G1
100
               1775
                               NOTE1 12, F1
1በስስ
               1:16
                               NOTE1 18, E1
TEAC
               1777
                               NOTE1 & D1
LEAF
               1778
                               NOTE1 36, E1
1FEO
                1779
                               QUIET
                1780
                          TAPS
                17:31
                      TAPS
11.131 \pm 0.10216147
                17:57
                               CALL MIET
11.134
                17:04
                               NUTEL 18, CI
1FDA
               17534
                               'NOTE1 & 01
               1785
1FB@
                               NOTE1 36, F1
1FBA
                1786
                               NOTE1 18,01
                               NOTE1 6,F1
1FBC
               1787
                1788
                               NOTE1 36, A1
1ERE
1FC0
                1789
                               QUIET
                1790
                         : FUNERAL
                1791
                      FUNERL
1FC1
                1792
                                CALL MSET
1FO1 CRODIE
                1793
                               NOTE1 24, A0
1FC4
```

```
4,301,503
                      217
                                                                        218
                   1794
                                   NOTE1 18, A0
   1FC6
                                   NOTE1 6, AO
   1E08
                   1795
   1FCA
                   1796
                                   NOTE1 24, A0
                                   NOTE1 18,C1
NOTE1 6,B0
   1600
                   1797
                   1798
   THEFT
                   1799
   H DO:
                                   NOTE1 18, BO
                                   NOTE1 6, AO
NOTE1 18, AO
   11 0.2
                   1800
   OF THE
                   1801
   1E Dá.
                   1802
                                   NOTE1 6,680
   1000
                   1803
                                   NOTE1 18, A0
   15165
                   1804
                                   QUIET
   11 000
                   1805 GUNSHOT OUTPUT 18H, OFOH, OF5H, OFFH, O, 3FH, OFFH, OEFH
   11 C 1
                   1806
                                   LEGSTA
   156.5
                                   VOLUME OFFH, 03FH
                   1807
  1113
                   1808
                                   REST 5
                                   NOTE1 5,8FH
  TETA
                   1809
  1FCC
                   1810
                                   NOTE1 5,4CH
   1FFF
                                   QUIET
                   1811
 DIFFE
                   1812 LASTB
                                   EQU $
                   1814
                         * ***
                   1815 ; * RAM CELLS *
                   1816
                         ; *********
                   1817
                                   ORG NORMEM+OE70H
                                   DEFS 150 ; ALLOW BIG STACK
EQU $ ; START STACK HERD
DEFS 12
  4F70
                   1818
 541.6%
                                                       ; START STACK HERE
                   1319
                         STACK
  ALCO.
                   1820
 241.17
                                   EQU $
                  1821
                         MSTACK
 341.13
                         STRRAM
                  1822
  4513
                  1923 WRITO:
                                   DEFS 3
                                                        ; WRITE Q HEADER
  41 11.
                  1824
                         VECQ:
                                   DEFS 3
                                                        ; VECTOR Q HEADER
 54£ 1€
                         VECSTR
                  1825
                                   FOIL $
                                                      ; BULLET VECTOR 1 ; BULLET VECTOR 2
                                   DEFS BULVSZ
DEFS BULVSZ
  41 111
                         BULV1:
                  13.36
  41 (1
                  1827
                         BULV2:
                                                      ; BULLET VECTOR 3
; BULLET VECTOR 4
; LEFT COWBOY LINK
; LEFT GUNFIGHTER
; RIGHT COWBOY LINK
  41 1
                                   DEFS BULVSZ
DEFS BULVSZ
                  1828
                         BULV3:
  46.46
                  1829
                         BULV4:
  407.0
                                   DEFS 1
                  1830
                                  DEFS GFVSIZ-1
DEFS 1
  407.1
                  1831
                         LCOWB:
  41.77
                  1832
  41170
                  1833
1834
                         RCOWE:
                                                      ; RIGHT GUNFIGHER
                                  DEFS GFVSIZ-1
DEFS 1
  41 13
                                                       ; WAGON LINK
                         WAGVEC: DEFS WAGVSZ
                                  LOU WAGVEC+VBSTAT
  40:00
                  1::::::
                                                        : WAGON VECTOR
  4F2/0
                  1036
                         WAGGIN
 >4F∆ L
                  1837
                         ENDIGAM
                                  EQU CTS
 >4ED∆
                         LBULS
                  1838
 >4FDB
                  1839
                         RBULS
                 1840
  4FA1
                         RFIELD
                                   DEFS 1
  4FA2
                  1841
                                   DEFS 3
                         LISCORE
                  1842
                                   DEFS 1
                         LETELD
  4FA6
                  1843
                         RSCORE
                                   DEFS 3
                  1044
                                   LIST S
 DIFEE
                  1845
                         LEND
                                   EQU LASTB
  4FA9
                  1846
                                   END
*TOTAL ASSEMBLER ERRORS =
  $WEDE 3
  SREW 2
  4EMD DO
  $$
  $MOSTEK, HVGSYS, ASL, HVGLIB, USG, , MT1
  $ASS SI ASL
  4 NOP
  4EXE SERVINOLO
  POS HVGGYS
  EXIT
  $MOVE SI,5
  $NOP
  $EXE SED. NOLO
  ASS SI USG
  POS HVGLIB
```

```
FXI

$MOVE SI,7

$AVR CI,4

$ASS 2 MT1 3 SCA 4 SCB 6 LO RAD NO

$EXE MOSTEK,LMG
```

```
*MODICIONP Z-80 CROSS ASSEMBLER* HOME VIDEO GAME SYSTEM
             STMT LABEL
                             OPCD OPERAND
ADDR OBJECT
                             LIST S
                647
                       ; *********
                1.4 3
                       ; # HVGSYS #
                6.44
                       **********
                       ; ** MODIFIED TO CORRECT CALCULATOR BUG AND ASTERISK
                64%
                646
                       * * AND INCSCR AND CLRNUM BUGS
                                                ; POT FUDGE FACTOR
                     PFUG .EQU
GFSTRT EQU
                                   OSH
                    PFUG
                649
20008
                                                ; GUN FIGHT START ADDRESS
                                   17DEH
                650
                                                ; CHECKMATE START ADDRESS
>17DE
                                   1328H
                     CMSTRT
                            EQU
                                               ; CALCULATOR START ADDRESS
; SCRIBBLING START ADDRESS
                651
>1328
                              EQU
                                   1020H
                     CALCST
                652
>1020
                              EQU
                                   0E19H
                     SCBST:
                653
50F19
                       455
                       ; * FOWER UP RESTART *
                 656
                       657
                              ORG 0
                458
                                                 ; WAIT FOR THINGS TO SETTLE DOW
                              NOP
                659
 onen en
                              DΙ
                6.60
 0001 F3
                              XOR
 00002-01
                 661
                                                 ; *** SET CONSUMER MODE ***
                                   (CONOM), A
                              OUT
 occis bases
                 662
                                   PWRUP
 0005-1-100
                              . IP
                 663
                              ORG 8
                 345
                        ; TRANSFER CONTROL TO RESTART HANDLER
                 666
                                   2007H ; VECTOR OUT
                              JP
                 667
 0008-010720
                     NUMBAS: DEFB 1CH
                 6.69
 ocos o
                              DEFB 3CH
 6666 181
                 670
                               DEFB 1CH
                 671
 people to
                               DEFB 20H
  robbE 🗀
                 672
                               ORG
                                    16
                 674
                                                 , RESTART 2
                                    200AH
                               JP
  0010 (19620)
                 675
                                                 ; MENU COLORS
                      MENUCL: DEFB 06H
                 676
  0013 0
                               DEFB OFAH
                 677
  0014 Fo
                               DEFB 07H
  0015-07
                 678
                               DEFB 62H
                 679
  0016 6
                               ORG
                                    74
                  481
                                                 ; RESTART 3
                                    200DH
  0643 ( 4490
                               JP
                  682
                                        PAUSE
                       , NAME:
                  7.594
                                        HALT # OF INTERRUPTS
B = # OF INTERRUPTS
                       ्र समास्यव्यः
                  1370
                       LNEUT
                  74.47
                  687 PRAUSE: EI
   OOIB FB
                                HALT
   0010 76
001D 10FD
                  608
                                DUNZ -1
                  689
                                RET
   001F 09
                  690
                                     32
                                ORG
                                                 ; RESTART 4
                                     2010H
                  .27.1
                                JF
   OSOR 1 0 4020
                   695 ; NAME, SET WORD
                   696
697
                         ; (HL)≃DE
                                      (HL), E
                      MSETW: LD
   0023 73
                               INC HL
   0024-73
                   6.28
                 . 899
                                      (HL), D
                                1.0
   6005-72
   0024 6
                   700
                                RET
```

```
221
                                                                    222
                  702
                                ORG
                                      40
                                                     ; RESTART 5
0028 031320
                  703
                                JP
                                      2013H
                                                    ; ZERO OUT HL
002B 116000
                  705
                       0.0000.25
                                i Ti
                                      HL, O
002F C:
                                RET
                  704
                  108
                                ORG
                                      48
0030 1 1/20
                  2019
                                      2016H
                                                     : RESTART 6
                                JE
0033
                 711 CKSUM1: DEFB 0
                                                     : CHECKSUM
0034 (1.94)
                                                    ; INTERRUPT TRANSFER
                                DEFW MACTIN
                 713
                       ITAB:
0036 00
                  714
                                DEFB 1
                                                     ; ** SYSTEM REVISION LEVEL
                 716
                                ORG 56
                        NAME:
                                          USER PROGRAM INTERFACE
                  217
                                           TRANSFER OF CONTROL FROM USER TO SYSTEM
                  718
                          PURPOSE:
                                          ROUTINE # FOLLOWS INLINE AFTER RST INSTR
                  719
                          INPUT:
                                          IF L.O. BIT SET, LOAD ARGUMENTS INLINE F
                  720
                                                   NONE
                        OUTPUT:
                  721
                                           18 BYTES TOTAL, 16 BYTES ON EXIT
                 722
                        # STACK USE:
                  723
                          SIDE EFFECTS: REGISTERS AF, BC, DE, HL, IX, AND OLD IY SAV
                  224
                          EXPLAINATION:
                 725
                           REGISTERS AF, BC, DE, HL, IX, AND PREVIOUS IY ARE PUSHED
                 726
                           THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED TO
                          INDEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
                 727
                          SYSTEM ROUTINE TO CALL. IF OPTIONED, INLINE ARGUMENTS ARE COPIED INTO THE CONTEXT AREA. FOR ARGUMENT ORDERIN
                 728
                 729
                 \lambda \, \, 30
                          SEE INTERPRETER DOCUMENTATION AND APPROP. TABLES
                 731
                          A DUMNY RETURN IS INSERTED WHICH, WHEN RETURNED TO BY
                  732
                          SYSTEM ROUTINE, WILL RESTORE THE REGISTER CONTENTS AND
                 733
                          RETURN TO THE USER PROGRAM
                 7:1
                             *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUPPLI
                 7 33
                            ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
                 736
                             THEN THE USERS DISPATCH TABLE POINTER (USERTB) IS US NOTE THAT THE SIGN BIT ISN'T ZAPPED BEFORE BEING
                 737
                 738
                             USED AS AN INDEX, THIS MEANS THAT THE USERS DISPATCH
                 739
                             TABLE POINTER SHOULD POINT 128 BYTES BEFORE THE FIRS EX (SP), HL ; RETURN ADDRESS TO HL
                 740
0038 E3
                 741
                                                     , CREATE CONTEXT
                                RUSH AF
0039 F5
                 742
003A C5
                 743
                                PUSH BC
                                PUSH DE
0038 DS
                 744
003C DDE5
                 745
                                PUSH IX
                                PUSH IY
                 746
                                      IY, O
                                                    ; POINT IY AT CONTEXT
0040 FD210000
                 747
                                LD
0044 FD39
                 748
                                ADD IY, SP
0046 7F
                 749
                                LD
                                      A, (HL)
                                                    ; LOAD OFCODE
                                INC
0047 23
                 750
                                     ы
                                                    ; DE = RETURN POINT
                                      DE, RETN
0048 117A02
                 751
                                LD
004B 1F
                 752
                                RRA
                                                    : SUCK WANTED?
                                      C. MINTO-$
                                                    ; JUMP IF YES
0040 3806
                 753
                                JR
004E F5
004F D5
                                                    ; SAVE PC
                 754
                       INTPE:
                                PUSH HL
                                                    ; SAVE DUMMY RETURN
                 755
                                PUSH DE
0050 210P00
                 756
                                LD
                                      HL, SYSDPT
                                RLCA
0053 07
                 757
0054 %
                 758
                                      E, A
                                LD
0055 1/400
                 759
                                LD
                                      D, O
0057 17
                                                    ; USER TABLE WANTED?
                 730
                                RLA
0058 3000
                 761
                                JR
                                      NC. PUSH1-$
                                      HL, (USERTB)
                                                    ; YES - LOAD IT
005A PARD4E
                 752
                                LD
005D 19
                 763
                       PUSH1:
                                ADD
                                      HL, DE
COSE SE
                 764
                                      E, (HL)
                                1 [1]
005F 23
0060 54
                                INC
                 765
                                      HL
                 766
                                LD
                                      D. (HL)
0061 05
                 767
                                PUSH DE
0062 FD45.0B
                 748
                                     H, (IY+CBH)
                                LD
                                     L, (IY+CBL)
COAS ENGEON
                 769
                                LD
0068 FR0403
                                      D. (IY+CBIXH)
                 770
                       RELD:
                                LD
OOAR ELCTOR
                 771
                                LD
                                      E, (IY+CBIXL)
```

, NAME:

```
225
                                                                226
                   847
                         ▶ PURPOSE:
                                          TRANSFER OF INLINE ARGS INTO CONTEXT BLO
                   242
                         : INFUT:
                                          B = ARG LOAD MASK (SEE INTERPRETER COMME
                        ; OUTPUT: HL = UPDATED PC
; EXPLAINATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INS
                   349
                   850
                  851
                         , IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN T
                  852
                         ; INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE I
                  853
                           A ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'
                           TWO ENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO I
                  05.4
                        . THE OTHER FOR THE INTERPRETER TO USE
                  895
                  856
                         : SUCK MACRO ENTRY:
  00A4 F1
                  857
                        MSUCK: FOR HE
                                                   ; RETURN ADDRESS TO HL
  0005 10
                  252
                                POP DE
                                                   ; POP OFF PC
                  859
                           *** BYTE SAVING TRICK *** REPLACE WITH LD HL, REENTRY
  00AA 23
                  860
                                INC HL
                                                   ; ADVANCE TO REENTRY (MINTO)
  00A7 ES
                  86.1
                                PUSH HL
                  862
                         FALL INTO ...
  ODAS CEZO
                  883
                      MSUCKI: BIT 4,B
                                                   : IX LOAD WANTED?
  00AA 286A
                  864
                                     Z, MSUCK2-$; MSUCK2 IF NOT
                                . IF:
  DOAC TA
                  865
                                LD
                                     A, (DE)
  ODAD 15:
                  SAA
                                INC
  00AE FD7702
                  867
                                I D
                                     (IY+CBIXL),A
  00B1 1A
00B2 13
                  868
                                LD
                                     A, (DE)
                  869
                                INC
                                     DE
  00B3 FD7703
                  870
                                     (IY+CBIXH),A
                               LD
  OOBA FIRES
                       MSUCK2: PUSH IY
                  871
                                                   ; LET HL = IY
  00BS F1
                  872
                               POP HL
  0089 23
                  873
                                INC
                                     HL
                                                   ; + 4
  00BA 23
                  874
                                INC
                                     н
  00BB 23
                  875
                                INC
                                     HL.
 00BC 23
                  876
                               INC
                                     HL.
  CEAC CEAC
                  277
                               RES
                                     4, B
                                                   ; KILL IX BIT
                 878
                         . THE FAMOUS SUCK IN LOOP
 OOBE CESS
                  879
                      MSUCK3: SRL
                                    В
 0001 3063
                 880
                               JR
                                     NC, MSUCK5-$
                                                 ; MSUCK5 IF NOT THIS TIME
 0003-14
                 381
                               LD
                                     A, (DE)
                                                  ; GET INLINE BYTE
 0004 13
0005 77
                 882
                               TNC
                                    DE
                 883
                                     (HL), A
                               LD
                                                  ; STUFF INTO CB
 000A 23
                 :::::4
                      MSUCK5: INC
                                    HL
                                                  ; BUMP CB POINTER
                       ; ** THIS CODE ASSUMES THAT STATUS OF 'SRL' IS PRESERVE
                 885
 0007 20EA
                 886
                               JE
                                    NZ, MSUCK3-$ ; JUMP BACK IF MORE TO DO
 OOD FE
                 887
                               ΕX
                                    DE, HI
                                                  ; HL = PC
 OOCA CO
                 888
                               RET
                        1270
                 1521
                        * * UPI ROUTINE ADDRESS TABLE *
                 100
                         · 我们我们的特殊技术会会的特殊技术的特殊技术技术技术会会的
 00CB 2000
                      SYSDET, DEFW MINIEC
                 137.3
 000p 7902
                 394
                               DEFW MXINTO
 000F 320&
                 295
                               DEFW MRCALL
 όστα προδ
                 826
                               DEFW MMCALL
 0003 730B
                 897
                             DEFW MMRET
 OOBS CAGA
                 028
                               DEFW MMJUMP
 00B7 A466
                 099
                               DEFW MSUCK
 oore saler
                 200
                               DEFW MACTIN
 000B 7E64
                 901
                              DEFW TIMEY
 0000 0005
                 902
                              DEFW MUZSET
 OODE ECOS
                 903
                              DEFW MUZSTP
 COST CEOS
                904
                              DEFW MSETUP
 OCES DOOL
                905
                              DEFW MCOLOR
OOPS FEGA
                906
                              DEFW MFILL
00F7 to 65.
                              DEFW MPAINT
DEFW MVWRIT
                207
oore rise.
                908
portugator
                200
                              DEFW MWRITR
Openie in the con-
                210
                              DEFW MWRITP
DOTE: 4 1500
                211
                              DEFW MWRIT
00L1 16 - 1
                912
                              DEFW MWRITA
DOES THERE
                213
                              DEFW MVBLAN
occa er e
                914
                              DEFW MBLANK
OOF 7 Table 5
                915
                              DEFW MSAVE
OUT OF CHAIR
                216
                              DEFW MREST
OOFE SALES
                917
                              DEFW MSCROL
ооптеры к
                918
                              DEFW DISPCH
OCCUPATION OF
                919
                              DEFW STRNEW
0161 Them:
                920
                              DEFW BCDISP
0103 1 %
                921
                              DEFW MRELAB
0105 1166
               972
                             DEFW MRELA1
                                                 ; RELAB1
```

DEFB 00100111B

DEFB 11000111B

; NEW DISCHR

, NEW DISSTR

0164 27 0165 77 779/3

9 /4

```
4,301,503
                                                            232
                  231
01AC BAFA4F
01AF FEAA
               1064 MENTRY: LD
                                    A. (SENFLG)
                                    HAAO
                               CP
               1065
                                                  ; YES - JUMP OUT
                                    Z, 2019H
                               JP
0181 001920
               1066
                                                  ; CHECK IF TIME TO BLAKOUT
                                    A, (TIMOUT)
OJB4 GGEC4F
                               LD
               1047
0187 0
                               OR
               1068
0188 7678
                               JE
                                    NZ, TTEST-$
               1069
                                                   : TIME TO SHUT DOWN
               1070 MPIZBK: XOR
                                    Α
OTRA AL
               1074
OTRE CR
                               \mathbf{D}\mathbf{I}
                                    (VOLC), A
                                                  ; TURN OFF SOUNDS
0186 6365
                               DUIT
              -1072
018F 10 (15)
               1673
                               OUT
                                    (VOLAB), A
0100-010608
               1074
                               LD
                                    BC, COLBX+8*256
                                                 ; PAINT IT BLACK
               1025
                               OUT
                                    (C), A
oten inde
                               DUNZ -2
OLOS TOLE
               1076
                                    DE, AKEYS
0107 111402
               1077 PBLP:
                               LD
                                                  ; CALL STORE DE INTO CONTEXT RO
                               CALL FINDL3
0106 CDF 400
               1678
                                                  ; WAIT FOR SOMETHING TO HAPPEN
OLOD CDESOL
               1679
                               CALL TIEST
0100 N
0101 CODZ
                               TNC
               1050
                                    N7. MPIZBK-$
               1081
                               JR
                                    (IY+CBA), O
0100 1100-0900 1002
                               LD
                               ΕI
0107 15
              1083
                                    HL, (COLLST) ; GET SAVED COLORS
(COLLST), HL ; SAVE COLORS FOR FUTURE
OTBS JOESHE
               10/34
                               LD
OIDE PARAME 1085 NOOLOR, LD
                                    BC. 800H+COLBX
OUDE PIPEROS
               10.36
                               LD
                                                 ; RESET THE COLORS
OJEJ EDBS
                               OTIR
               1097
OTES OF
               1688
                               XOR
01E4 C
                               RET
                1689
OTES CRETOS
               1090
                      TITEST
                               CALL TROHK
01E8 F07700
                                    (IY+CBA), A
               1091
                               1.0
                                    (IY+CBB),B
OIER CDCCCZ
                1092
                               LD
               1093
                               CF :
                                    SKYD
O1FF 11713
DIFO OC
                1054
                               RET
                                    C
OUEL COLO
               1050
                                    FOTO
                               CP
                               RET NO
OIFS DO
               1006
01E4 TEET
01E4 THE 4E
                1097
                                    A, OFFH
                               LD
              1000
                                    (TIMOUT), A
                               LD
01F9 F
               1099
                               RET
                               DEFW SCBL
                THEF ROUGH.
OHAC CARD
                               DITTU PNUALC
OH C. Bledt.
               14002
                                                   ; START OF CALCULATOR
01FF 3010 ...
                               TIET W CALCST
               1103
                        , SYSTEM ROUTINES JUMP VECTOR
                1105
                               ORG 200H
                1166
                                                   ; DO TIMER & MUSIC
                               JP
                                     TIMEZ
0200 € :0004
                1107
                               JP
                                                   ; DECTMR
0203 C37B04
                1108
                                     TIMEX
0204 20
0207 08
                1110 SYSENT: DEFB 20H
                               DEFB 8
                1111
                               DEER 8
0208-00
                1112
0209 01
                1113
                               DEFB 1
open or
                1114.
                               DEFB 7
ocos r co:
                               DEFW_LRGCHR
                1.1.15
OPORE OF
                TITE SMUFNT: DEFB OACH
                               DEFB 4
OFOR HE
                1113
                                                                                ٠.
OFOE OF
                               DEFB 6
                1119
0210-01
                1120
                               DEEB 1
                               DEFB 5
0211 0%
                1171
0212 6935
                               DEFW SMLCHR
                1100
                THEA THALLKEYS MASK
0014 11
                               DEFB 3FH
                TIPS AKEYS
                11 8
                                DEFB 3FH
 0218-21
                                DEFB SFH
                11/2
                1.1050
                                DEFB 3FH
                       , HEAD OF ONBOARD MENU
                1.4 50,0
                      GUNLAK: DEFW CML
                1131
 Of the History
                4.1.32
                                DEFW PNGF
 0010 ( 00)
0010 TERY 1103
001F 40015800 1104
0007 00 1105
                               DEFW GESTRI
                               DEFM MAX SCORE
                               DEFE 0
 0220 : 04044 1156
                               DEFM 1# OF PLAYERS1
```

```
234
```

```
0704 000
                 1.1.37
                                DEFB 0
  och de
          िम 📣 📊 🗟
                                DEFM '# OF GAMES'
  o er
                                DEFB O
                       > NAME.
                 1141
                                         CONVERT MASK TO DELTAS
                       INPUT:
                 1142
                                         B = JOYSTICK MASK
                                         C = FLOP STATUS (MR FLOP BIT SET IF FLOP
DE = X POSITIVE DELTA
HL = Y POSITIVE DELTA
                 1.1.1.3
                 1144
                 1145
  0240 CD5602
                 1146
                       MMTD:
                                CALL CONCEL
                                                    HANDLE Y
  0243 EB
                 1147
                                ΕX
                                      DE. HL
  0244 CB71
                                      MRFLOP, C
                 1148
                                RIT
                                                   ; FLOP SET?
  0246 2807
                 1149
                                                    ; YES - DOIT
; NO - GET MASK
                              , JR
                                      Z, MMTD2-$
  0248 78
                 1150
                                LD
                                      A, B
 0249 FA03
                 1151
                                AND
                                      3
  0248 2801
                 1132
                                JR
                                      Z, MMTD1-$
 024D 2F
                 1153
                                CPL
                                                    ; INVERT IF NOT ZERO
 024E 47
                 1154
                       MMTD1:
                                LD
                                      B, A
 024F CD5602
                 1155
                       MMTD2:
                                CALL CONCPL
                                                    # PROCESS Y
 0252 FB
                 1156
                                FΧ
                                      DE. HL
 0253 Capaop
                                JP
                 1157
                                      STHLDE
                                                    ; STORE HL, DE AND QUIT
                 1159 : SUBROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HL
 0254 0868
                 1130 CONCPL: RRC B
 0258 300A
                 1151
                                JR
                                     NC, CONC1-$
                                                  ; JUMP IF NOT UP
 025A 7D
                 1152
                                LD
                                     A.L
 0258 PF
                1163
                                CPL
 0250 AF
                1164
                                     LA
                                LD
 0250 70
                1145
                                LD
                                     A, H
 025F 2F
                1166
                                CPL
 025F / 7
                1167
                                LD
                                     H, A
 0260 25
                1168
                                INC
                                     н
 0241 CB08
                1149
                                RRC
                                     В
 0263 09
                1170
                                RET
 0264 CD08
                                                  ; DOWN SET?
; QUIT IF SO
; JUMP TO ZERO OUT
                1171
                      CONC1:
                               RRC
                                     В
 0286 68
                1172
                               RET
                                     C
 0247 030000
                1173
                                     CONC2
                               .IP
                1175
                                        SCROLL MEMORY BLOCK
B = NUMBER OF LINES TO SCROLL
                      ; NAME:
                1176
                      ; INPUT:
                1177
                                        C = NUMBER OF BYTES ON LINE TO SCROLL
                                        DE = LINE INCREMENT
HL = FIRST LINE TO SCROLL
                1178
                1179
02A0 0F
                1180
                      MSCROL: XOR A
0246 75
                1181
                      MSCRL1: PUSH BC
                                                   ; SAVE COUNTERS
0240 05
                               PUSH DE
                1182
02AB 47
                1483
                               L.D
                                    B, A
02AF FF:
                1184
                               ΕX
                                    DE, HL
02AF 10
                1105
                               ADD HL, DE
                                                   ; ADD INCREMENT TO LINE
0270 01
                1184
                               PUSH HL
0271 FDB0
                1187
                               LDIR
                                                   ; ZZZZAP!
027 111
                1188
                               POP
                                    HL.
0271 30
                1139
                               POP
                                    ΠE
0275 + 1
                1120
                               POP BC
0276 101 :
                1191
                               DUNZ MSCRL1-$
0078 100
                      RET
                \frac{1192}{114}
                                         MOCRO INTERPRETER EXIT WITH CONTEXT REST
                                         QUIT INTERPRETING AND GO HOME
                1195
                       > PURPOSE:
0279 ET
                1196
                     MXINTC: POP
                                    н
                                                  ; THROW OUT DUMMY RETURN
              . 1197
                       , NAME:
                                         RETURN FROM SYSTEM CALL
                1198
                       / PURPOSE:
                                        RETURNING TO USER AND RESTORATION OF REG
027A E1
                1199
                                                  ; RETURN ADDRESS TO HL
                      RETN:
                               POP
                                    HL
0278 FIE1
               1200
                               POP
                                    ΙY
027D DOE1
                               POÈ
               1201
                                    ΙX
027F D1
               1202
                               POP
                                    DE
0280 01
                1203
                               POP
                                    BC
0281 F1
               1204
                               POP
                                    AF
0282 E3
               1205
                                    (SP), HL
                               ΕX
                                                  ; STK=RETURN, HL=OLD HL
0283 09
               1206
                               RET
               1208
                     , NAME:
                                       BCD DIVIDE
               1209
0284 FBC002
               1210
                     BODDV:
                              CALL GNACC
                                                  ; GENERATE ACCUMULATOR
0287 E3
               1211
                              EX (SP), HL
                                                 ; HL = ACC; TOP = ARG2
```

```
4,301,503
                                                                 236
                   235
                               PUSH BC
                1212
0288 05
                               L.D
                                    B. 0
                1213
0289 0600
                               LD
                                    A. C
028B 79
                1214
                               SRL
                                    C
028C CB39
                1215
                               ADD
                                    HL, BC
028E 09
                1216
                               LT
                                    C. A.
028F 4F
                1217
                                                  ; HL = ARG1, DE = ACC
                                    DE, HL
                1218
                               ΕX
0290 EB
                                                   ; HL = ARG1 FLAG+1
                               LDIR
                1219
 0291 EDB0
                               POP
0293 C1
                1220
                                    ΠE
                1221
                               POP
0294 D1
                                                   ; ** FIX **
                               DEC
                                    н
                1222
0295 2B
                                                   ; HL = ARG2, TOP = ARG1 FLAG
                                     (SP), HL
                               EΧ
                1223
 0296 F3
                1224
                               PUSH BC
0297 65
                                     B. 0
                1225
                               IΠ
 0298 07:00
                                                   ; HL = ACC+SIZE/2
                                    HL, BC
 029A 09
                1226
                               ADD
                               FOF
                                     BC
                1227
 0228 01
                                                   ; ** FIX ** DECREMENT SIZE
                                     C
                               DEC
 0290 00
                1228
                                                   ; HL = ARG2, DE = ACC, TOP = AR
                                     DE, HL
                1229
                               FΧ
 029B EB
                                                   ; ** FIX **
                                    ΓÆ
                               DEC
                1230
 022E 18
                                    DE
                      DIV1:
                               DEC
                1231
 00.9E 10:
                               XOR
                                    Α
 െക്ക് പ
                1232
                                                   ARG2 = -ARG2 (10S COMP)
                               SYSTEM NEGT
                1233
 6001
                                                   ; SUBTRACT UNTIL BORROW
                               SYSTEM DADD
                      DIV2:
                1234
 6263
                                     C.DIV3-$
 6 33 600
                1235
                                                   : OR UNTIL LOOP COUNT > 99
                                INC
 O. AZ Po
                1236
 OLDS 13
                1237
                               ΓΙΔΑ
 6-17-6-3
                                     NZ, DIV2-$
                                JR
                1238
                                POP
                                     HL
                1239
 o abitio
                                     (HL), OFFH
                                LD
                1240
 \mathcal{H}_1 \rightarrow
       ......
 7076E 1 5
                                POP
                                     BC
                1241
                                     MULT6-$
                1242
                                JEC
 OCAF TOTAL
                1243
                       DIV3:
                                SYSTEM NEGT
 6781
                1244
                                SYSTEM DADD
 0003
                                                    ; HL = ARGI
                                     (SP), HL
 0.205
                 1245
                                ĒΧ
                                DEC
                                     HL
 02150 1 B
02151 1 B
                 1246
                                                    ; SAVE ANSWER IN ARG1
                                     CHLLA
                                L.D
                 1247
                                      (SP), HL
                 1.748
                                EΧ
 6,420.4.3
                 1249
                                DEC
                                     C
 (40 C)P(9)
                 1250
                                JR
                                     NZ, DIV1-$
 02BA 30E3
                                POP
                                     HL
 02BC E1
                 1251
                                POP
                                     ВC
                 1252
  OPED CL
                                      DIV4-$
                 1253
                                JIR.
 02BF 1855
                       ; SUBROUTINE TO GENERATE ACCUMULATOR ON THE STACK
                 1254
                       GNACC: POP
                                     ΙX
                 1255
  0200 PDF1
                                XOR
                . 1256
  0202 AF
                                      C, A
                 1257
                                LD
  0203 4F
                                                    ; ARG1=ABS VALUE
                                SYSTEM DABS
                 1258
  0204
                                     DE, HL
                 1259
                                ΕX
  0206 EB
                                                    ; ARG2=ABS VALUE
                                SYSTEM DABS
  0207
                 1260
                                                    ; FLAG=1 IF NEG ANS, ELSE POS
                                      DE, HL
                                £Χ
  0209 EB
                 1261
                                      H, A
                                LD
                 1262
  020A 47
                                      L, A
                                LD
                 1263
  02CB 6F
                                LD
                                      A.B
                 1264 -
  0200 78
                                                    GENERATE ACC ON STACK
                 1265 MULT1
                                PUSH HL
6 020D 175
020E 10€0
                                 DUNZ MULT1-$
                 1266
                                                    RESTORE SIZE
                                      B, A
                                LD
  02D0 37
                 1267
                                      HL, SP
                 1268
                                 ADD
  02D1 39
                                                    ; SAVE SIGN
                                 PUSH BC
                 1269
  0200 65
                                                    SAVE STACK POINTER
                                 PUSH HL
  02D3 F5
                 1270
                                 PUSH HL
  920i E5
                 1271
                                                    RESTORE ARG2 POINTER
                                      H, (IY+CBH)
  ozps i nesob
                                 LD
                 1272
                                      L, (IY+CBL)
                 1273
                                 LD
  OZDO FOSEOA
                                      C.B
                 1274
                                 LD
  02DB 38
                                 JP
                                      (IX)
       . उस.≌
                  1275
  0200
                                 ; DECIMAL MULTIPLY
                  1276
                                             DEDARGI, HLDARG2, B=SIZE/2
                                 GIVEN:
                  1277
                                             (SIZE/2-1 ASSUMED EVEN)
                 1278
                                 RETURNED: ARGI=ANSWER, COO ON OVERFLOW
                  1279
                  1280
                  1.281
                                                     ; GENERATE ACCUM
                                 CALL GNACC
                        BCDML:
  02DF (190002
                  1232
                                                     ; A=MULT LOOP COUNT
                                 LD
                                       A, (HL)
  OZET PE
                  1283
                        MULT2
                                 INC
                                      HL
                  1284
  02E2 20
                                                     ; HL>DEC ACC
                                       (SP), HL
   02F3 63
                  1285
                                 EΧ
                                                     ; IF A=0, SKIP MULT LOOP
                                 AND
                                      Α
                  1.286
```

02E4 AF

```
02EB 30
  02E( ):
  02FD 104.9
  OPER ITE
  02F0 33
  02F1 (0):
  02F3 90
  02F3 26f3.
  02E5 (1)
  02F4 F1
  02F7 CT
  02F8 0%
  0.4 o 4.
  O. L. L. Connect
  611 Bara 22
  OPER on
  0300 CB21.
 0301 £140
0304 £1
 05000.7%
 Obota (Bas)
 Officer of
 6000 100
 030A 23
 030B 10EC
 0300 077
 080F 3008
0810 311)
 031 (
 631 177
 031114
 051" - 1.4 p
 OGI
 on:
 0011 ...
                                                   RESTORE ORIGINAL STACK POINTER
 0.34
       0344
                1330
                1331
                               GIVEN:
                                           DE>ARG1, HL>ARG2
                1332
                                           B=SIZE/2+1
                1333
                               RETURNED: ARG1=ANSWER
 O \cap B
                1334
                      BODSB:
                               SYSTEM BCDCHS
 697.9
                1335
                      BCDAD:
                               SYSTEM BODNEG
 0.50
                1336
                               ĒΧ
                                    DE. HI
 0.3001
                1337
                               SYSTEM BCDNEG
Q3(11 ).
                1338
                               EX
                                   DE, HL
0.30
                1339
                               SYSTEM DADD
                1340
                      : AND FALL INTO
                1341
                1342
                1343
                               DECIMAL SIGNED MAGNITUDE
                1344
                1345
                               GIVEN:
                                           DESARG (10'S COMPLEMENT)
                1346
                                           B=SIZE/2+1
                               RETURNED: ARG (SIGNED MAGNITUDE)
                1347
               1348
0.3
               1349
                      SDSMG:
                               1 D
                                    L, B
                                                  ; HL>ARG+B-1 (SIGN BYTE)
0326. . 6
               1350
                               DEC L
1351
                               LD
                                    H, O
               1352
                               ADD HL, DE
6004 3
               1353
                              ĿĐ
                                    A. (HL)
                                                  IF POS (SIGN NIBBLE(5)
6974 1746
               1354
                              CP
                                    50H
03°H 15.
               1355
                              RET
                                                  EXIT
ORTH LED
               1356
                              ΕX
                                    DE, HL
0331 1466
0335 9
               1357
                      SDSMG1: LD
                                    A, O
                                                  FELSE 10'S COMPLEMENT
               1358
                              SBC
                                    A, (HL)
0334 17
               1359
                              DAA
```

```
4,301,503
                                                               240
oran en
                1.260
                               UD
                                     (HL), A
eernt (e) ii
                126.1
                                INC HL
                                DUNZ SDSMG1-$
                1.36.3
edan la:
esse ve
                               DEC
                                                    JAND SET SIGN BIT
                1563
                                     HL
                                     A. (HL)
                1364
                               LD
033B F680
                1365
                                0R
                                     SOH
033F 77
                1366
                                LD
                                     (HL), A
0340 69
                1367
                                RET
                1368
                1369
                1370
                                ; BCD_NEGATE
                1371
                                GIVEN:
                                            DEDARG (SIGNED MAGNITUDE)
                1372
                                            B=SIZE/2+1
                1373
                                RETURNED: ARG (10'S COMPLEMENT)
                1374
                1375
0341 40
                                                    ;HL>ARG+B-1 (SIGN BYTE)
                1376
                      BCDNG:
                               LD
                                     L, B
0312 70
0313 5596
                1377
                               DEC
                                    L
                                     Η, Ο
                1.373
                               LD
0015 15
                                     HL, DE
                1379
                                ADD
0344 (3.1)
                                                    ; EXIT IF POS
                \{(\lambda, \alpha)\}
                               BIT
                                     7, (HL)
0.848 (0.3
                               RET
                1.31
0019 0000
                                                    ; CLEAR SIGN BYTE
                1332
                               LD
                                     (HL), 0
0348 FE
                1393
                               ΕX
                                     DE, HL
0340 74
                1.384
                      SNEGT:
                               XOR
                                                    ; CLEAR CARRY
034B 3F00
               1385
                      BCDNG1: LD
                                     A, O
                                                    FELSE 1018 COMPLEMENT
0.3.48, 00
                1330
                               \mathtt{SBC}
                                     A, (HL)
0350 27
                1387
                               DAA
0951 77
                1388
                               LD
                                     (HL), A
0352 23
                1339
                               INC HL
6353 16F8
                               DUNZ BCDNG1-$
               1390
0355 62
                1391
                               RET
                1392
                1393
                1394
                               : DECIMAL ABSOLUTE
                1395
                                            DEDARG (SIGNED MAGNITUDE)
                1396
                               GIVEN:
                1397
                                            B=SIZE/2+1
                               (RETURNED: C=C+1 IF SIGN BIT CLEARED
                1398
                1399
0354 48
                1400 SDABS:
                               LD
                                     L, B
0357 2430
                1401
                               LD
                                     H, O
0359 204
                1402
                               DEC
035A 19
                                    HL, DE
                1408
                               ADD
OBSE CHIE
                1404
                               BIT
                                     7, (HL)
onstrice:
                1405
                               RET
OBSE SAGO
                1406
                                     (HL), 0
                               LD
0050 Ft .106
                1407
                               INC
                                     (IY+CBC)
6343 C
                1408
                               RET
                1409
                1410
                1411
                               ABOD CHANGE SIGN
                1412
                1413
                               GIVEN:
                                            HLDARG B=SIZE/2+1
                1414
                                            (SIGNED MAGNITUDE)
                               FRETURNED: ARG SIGN BIT COMPLEMENTED
                1415
                1416
1417
03/4 43
                      BCDCS:
                               i re
                                     C, B
6 :725 - 67.06
                1413
                               1.11
                                     B. 0
6377 010
                1419
                                DEC
0348 02
                1420
                                     HL, BC
                               ADD
0369 7E
                1421
                               LD
                                     A, (HL)
036A EE80
                1422
                                XOR
                                     80H
                                        SET BYTE
                1423
                      > NAME:
0360 77
                1424
                      MSETB:
                                LD
                                     (HL), A
0360 09
                1425
                               RET
                1426
                1427
                1428
                                DECIMAL ADD
                1429
                1430
                               #GIVEN:
                                            DESARGI HUSARG2 (1018 COMPLEMENT)
                1431
                                            B=SIZE/2+1
                1432
                               ; RETURNED: ARG1=ANSWER (10'S COMPLIMENT)
                1433
036F AF
                1434
                      SDADD:
                               XOR A
```

```
4,301,503
                   3241
                                                                     242
 OBAE TA
                  1435 SDADD1: LD
                                       A, (DE)
 0370 OF
                 1436
                                  ADC:
                                       A. (HL)
  0371 27
                  1437
                                  DAA
  0372 12
                 1438
                                 LD
                                       (DE), A
 0370 43
                 1439
                                  INC
                                       DE
 0374 23
                  1440
                                  INC
                                       HL
  0375 1668
                 1441
                                 DUNZ SDADD1-$
 0377 8899
                 1442
                                 CP :
                                       99H
                                                       ** FIX **
 0379 17
                  1443
                                 RLA
                                                      ; ** FIX **
 037A 2F
                 1/144
                                 CPL
                                                      ; ** FIX **
 0378 FD7708
                 1445
                                 LD
                                       (IY+CBFLAG), A ; SEND BACK STATUS FROM DADD
 037E CO
                  1446
                                 RET
                  1448
                        > NAME:
                                          RANGED RANDOM NUMBER
                  1449
                        i INPUT:
                                           A = RANGE
                  1450
                        : OUTPUT:
                                          A = RANDOM NUMBER (O TO RANGE-1)
 037F ES
                  1451
                        MRANGE: PUSH AF
 0380 JAFF4F
                  1452
                                 LD
                                       HL, (RANSHT)
 0383 CDAC03
                 1453
                                 CALL SHIFTR
 0384 011700
                 1454
                                 LD
                                       BC, 23
 0389 60
                  1455
                                 ADD
                                       HL, BC
 0386 66
                 1456
                                 ADC
                                       A, D
 038B /38F4F
                 1457
                                 LD
                                       (RANSHT), HL
                 1458
                                 LD
                                       HL, (RANSHT+2)
 0391 SE
                 1459
                                 LD
                                       F. A
 0392 054003
                 1466
                                 CALL SHIFTR
 0395 19
                 1461
                                 ADD
                                       HL, DE
 0398 P.F.14F
0399 W
                 1462
                                 LD
                                       (RANSHT+2), HL
                 1463
                                 I D
                                       E, D
 0326 FB
                 147.4
                                 ΕX
                                       DE, HL
 0396 (1
                 1465
                                 POP
                                       AF
 0390 67
                 1466
                                 AND
                                       Α
 0390-16
                 1467
                                 LD
                                       C. A
 039E 7A
                 1468
                                 LD
                                       A. D
 039F 2008
                 144.9
                                 JR
                                       Z, R3-$
 OSAL AF
                 1470
                                 XOR
03A2 19
03Å3 3001
                 1471
                                      HL, DE
                        R1:
                                 ADD
                 1472
                                      NC, R2-$
onas ne
                 1473
                                 INC
 opaz jon
               1474
                        R2 \cdot
                                 DEC
                                      C
 0307 20F9
                 1475
                                 JR
                                      NZ, R1-$
 03A9 CSD10A
                 1476
                        R3:
                                 JP
                                      QFROG
 03AC 44
                 1477
                        SHIFTR:
                                 LD
                                      B, H
 03AD 4D
                 1478.
                                 LD
                                      C. L
 OBAE AF
                 1479
                                 XOR
                                     Α
03AF 1507
03B1 29
                 1430
                                      D, 7
                                 LD
                 1481
                        SH1:
                                 ADD
                                      HL, HL
03B2 17
                 1482
                                 RLA
0383 15
                 1483
                                 DEC
                                      ū
                 1484
03B4, 20FB
                                      NZ, SH1-$
                                 JR
03B6 09
                 1485
                                 ADD
                                      HL, BC
03B7 8A
                 1486
                                 ADC
                                      A, D
OBBS C9
                 1487
                1489

⇒ NAME:

                                         SAVE AREA
                1490
                          INPUT:
                                         HL = SCREEN ADDRESS
                1491
                                         DE = SAVE AREA ADDRESS
                                         BC = Y, X SIZE OF AREA TO SAVE
THE SIZES OF THE OBJECT ARE SAVED IN THE
                1492
                1493
                       i
                         NOTES:
                1494
                                         THE FIRST TWO BYTES OF THE SAVE AREA.
OBB9 98:
                1495
                       MSAVE:
                                ΕX
                                      DE, HL
OBBA 71
                1496
                                LD
                                      (HL),C
                                                     ; SET X SIZE
03BB 23
03BC 70
                1497
                                INC
                                     HL
                1498
                                LD
                                      (HL), B
                                                    ; SET Y SIZE
03BD 23
                1499
                                INC
                                     HL
03BF 66
                1500
                                XOR
                1501
                                ΕX
                                      DE, HL
0300 CDF4
                1502
                                SET
                                      6, H
                                                    ; SET NONMAGIC ADDRESS
0302 (5)
                1503
                      MSAVE1: PUSH BC
0303 85
                1504
                                PUSH HL
0304 47
                1505
                                LD
                                     B, A
03C5 FDBO
                1506
                                LDIR
0307 Ei
                1507
```

POP

н

```
C. BYTEPL
                                LD
                1508
0308 0528
                                ADD
                                     HL, BC
                1509
030A 00
                                POP BC
OBOB 6.5
                1510
                                DUNZ MSAVE1-$
0300 1 F4
                1511
                                RET
                1312
                       ; NAME: PREGAME OUTPUT PORT SETUP
                1514
                       , PURPOSE: TO SET CONCOM, VERBL ETC
                1515
                                     B=HORCB, D=VERBL, A=INMOD
                        : INFUTS:
                1516
                                                  , GET BASE PORT NUMBER
                                     C. HORCB
                       MSETUP: LD
030F < 109
                1517
                                                    ; HORBD
                                     (C), B
                                OUT
6301 CD41
                1518
                                     С
                                INC
                1519
OSDS OF
                                                     ; VERBL
                                     (C), D
                                OUT
0304 (104
                1520
                                      (INMOD), A
                                OUT
ospa tabe
                1521
                1022 RET
1524 , NAME: TEST FOR TRANSITIONS
1525 , LUNCTION TO LOOK FOR CHANGES IN THE PORTS &TC.
1526 , RETURNS : A* O NO CHANGE
03D8 (9
                      ; 1-8 COUNTER TIMER#N HIT O
; 9-C = POTO-3 CHANGED
                 1327
                 1528
                       ; D = A SECONDS UP
                 1529
                       ; E= KEYBOARD CHANGED (B=0-24)
                 1530
                       ; F-16 : TRIGO!JOYO - T3!J3
; RETURNS NEW VALUE IN B
                 1531
                 1532
                                LD E, (HL)
                 1533
                        CILP
 oster 5E
                                       BC, 801H
                                 LD:
                 1534
 omna 010108.
                                                     ; GET MASK
                 1535
                        COTLP
                                 LD
                                       A, C
 oann 79.
                                 RRCA
 OBDE OF
                 1536
                                 LD
                                       C. A
 03DF 4F
                 1537
                                                      ; CHECK IF CT BIT =1
                                 AND E
                 1538
 OBEO AB
                                       NZ, CCT1-$
                                 JR
                 1539
 03F1 7003
                                 DUNZ COTLE-$
                 1540
 OSEC 1944
                                 RET
                 1541
 OCET
                                                      , MASK OUT BIT IN QUESTION
 OBEA (II)
                        CCT1:
                                 XOR
                 4543
                                                      ; PUT BACK THE CTFLAGS OR SEMI4
                                       CHULA
                 1543
                                 LD
                                 L.D
                                       A, B
                 1534
 GOE . 1
                                 ADD
                                       A, D
 0505
                 1545
                                                      ; OLD RET ADDR
                                       HL
                                 POP
 osta in
                 1546
                                 RET
 oct 1
                 1547
                                                     ; SKIP COUNTER-TIMERS AND POTS?
                                       Z,TSEX-$
                        TROHK.
                                 JR
                 1048
 osti
osti
                                                                       TIMERS STATUS
                                                     ; GET COUNTER
                                       HL, CUNT
                 1549
                                 LD
       1 3D4E
 03F1 1.00
                 1550
                                  L.D
                                       D_{i} O
                                                      ; COUNTER TIMERS
                                  CALL CTLP
                  1551
 0.350 \pm 0.0093
                                       D. 8
                  1552
                                  LB
 oor . West
                                  INC
                                       HL
                  1553
 03F11
                                                      ; SEMI4S
                                  CALL CTLP
 OSEP - HAPPOR
                  1554
                                       BC, 400H+P0T0
  oser original
                 1505
                                  1.0
                                                      ; -> MPOTO
                                  TNC:
                                       HL
                  1555
                        TELUE
  A3901
                                       A. (C)
  6466 ( 615
                                  IN
                 1557
                                                      ; GET GPOT
                                        E, (HL)
                  1058
                                  LD
  6465 5
                                  SUB E
                  1559
  040
                                                      ; NEW ONE LESS THAN OLD
                                        C, PHOT-$
  0404 Wate
                 1560
                                  JR
                                                      ; FUDGE, BOUNCE FACTOR
  6460 16 000
6460 16 000
                  1561
                                  SUB
                                       PEUG
                                                      ; NEW MORE THAN OLD+4
                                        C.EFLOP-$
                                  . IFC
                  103.2
                                  INC
                                        Δ
                 15563
                  Tho4 PHOT:
                                        A.E
  6460
6460
                                  ADD
                                  LD
                                        (HL), A
                  427/55
  0400 4°
                  1535
                                  LD
                                        B, A
                  1547
                                  LD
                                        A, C
  640
                                  RET
                  +1 ab \Xi c
                                        \Gamma:
  64100 00
                  1100
                         EPLOP
                                  INC
                                  DUNZ TELOP-$
  0441 1041
                  11.70
                         , NOW TEST SECONDS
                  15.71
                                                      ; HL = KEYSEX
                                      HL, KEYSEX
  641: 11 41
                  4572
                         TSEX:
                                  L.D
                                        A, (HL)
                  1073
                                  LD
  041. →
                                       7, A
                                   BIT
                  1574
  0417 10 1
                                        Z, TKEYS-$
                   1575
                                  JR
  0419
  0411 UII
0411 UI
                                   RES
                                        7, A
                   1576
                                        (HL), A
                   1577
                                  LD
                                                       ; SECS
                                        A, SSEC
                   1578
                                   LD
  6420-12
                   11579
                                   RET
                           NOW TEST FEYEOARD
                   114.0
                         THATAS: PARENT HE
                  12.431
   0421-15
                                   CALL DELUAD
                  15443
   04/2 (10/400)
```

```
1645 ; TIMEX
      ; INPUTS HL-> TIME BASE IN RAM
; B=TIME BASE MODULUS
; C=MASK AS IN DECCTS
1646
1647
1648
1649
       ; PURPOSE: TO DECR TIMEBASE AND IF O RESET IF AND DECR
1650
          COUNTER
                           TIMERS
1651
       TIMEX:
                 DEC
                       (HL)
                                       : DEC TIMEBASE
1352
                 RET
                       NZ
1653
                 LD
                       (HL),B
                                       ; RESET TIMEBASE
```

1805 / NAME: DECREMENT COUNTER TIMERS

047B 35

047F : 0

```
247
                       INPUTS: C=MASK
               1656
                     , USED BY ACTINT AND DECCTS TO DECREMENTS CTS UNDER MASK
               1.557
                     , MASK= *76543210* , IF BIT=1 THEN DEC CORESPONDING
               1.458
                     , CT# , IF BIT=0 LEAVE CT# ALONE
               1659
                     ; NOTE: ALL COUNTERS ARE RUN IN BCD FOR EASY DISPLAY
               1.64.0
                                                  , NO OF BITS
                                    B, 8
                              LD
                      TIMEY:
CATE SHOPE
               1661
                                                   , -> TO COUNTER TIMERS
                                    HL, CTO
6430 21004F
               1662
                              LD
                                                   ; RESULTS
                               L.D
                                    D. O
0483 3766
               1663
                                                   ; CHANGE THIS TIMER?
               1664
                     TIMLE:
                               SRL
6465 (1009
                                    NC, ETLP-$
                               JR
6487 P06A
               1665
                                                   ; GET THE TIMER
                               LD
                                    A, (HL)
6489 71
               1666
                                                   ; IS IT ZERO ALREADY
               1667
                               OR
                                     Α
0486 50
                                     Z, ETLP-$
                               JR
648B 1006
               1668
                               DEC:
                                    Α
               1669
രമാന ന
048E
               1670
                               DAA
                               JR
                                    NZ, +3
               1671
      Local Coll
643E
                               SCF
               1...72
6421
                                                   ; STORE NEW VALUE
                                     (HL), A
                               LD
6427
                1673
                1 74
                                    HL.
                     ETLP:
                               TNC
0493 23
                                                   : ROTATES IN CARRY FLAG
                               RR
                                     Ð
ल्बल्य चानक
               167
                               DUNZ TIMLP-$
64% 1950
               1...
                                                   : COUNTER UPDATE&NUMBER TRACKER
                                     A, (CUNT)
                1677
                               LD:
64.76 % DD4F
                                     П
ठनंभ ।
                1478
                               ÐΚ
                                     (CUNT), A
64% 100F
64% (
                1679
                               LD
                               RET
                10 0
                       , NAME: TIMER ROUTINE
                1682
                       , PURPOSE: TO UPDATE GAME TIME, TIMOUT AND MUSIC
                1688
                                        OUTPUTS: NONE
                1634
                      ; INPUTS
                            TO PUSH YOUR REGISTERS (AF. BC. DE. HL)
                1685
                      : NO
                                                   ; ASSUMES YOU PUSH DA REGS
; PRIORITY=TICKS
                      TIP:
                1386
                                    HL, PRIOR
                17::7
                               1 D
0400 HE24E
                                                   CHECK IF TICKS OVERRUN
                                    17 (HL)
646 : (1:46)
                174,33
                               BIT
                                                   RETURN
                               RET
                                    NZ
                1689
0445 00
                                     1, (HL)
                                SET
                1490
04A6 CBCE
                                     DE, HL
                1691
                               ΕX
04AS EB
                            *SIXTYITH OF A SECOND INTERUPT*
                1692
                                                 ; NOTE TIMER
                                     HL, DURAT
                1693
                               LD
04A9 21EA4F
                                                   ; =0 SKIP
                1694
                                LD
                                     A, (HL)
04AC 7E
                1695
                                OR
04AD B7
                                     Z.SIXY-$
                                JR
04AE 2810
                1696
04B0 35
04B1 200B
                                     (HL)
                                DEC
                1697
                                     NZ, STAKO-$
                1698
                                JR
                                PUSH HL
                1699
04B3 E5
                                PUSH IX
                1700
04B4 DDE5
                                                    ; =0 DO NEXT NOTE
                                CALL MUZCPU
04BA CD1405
                1701
                                POP
                                     ΙX
0489 DDE1
                1702
                                POP
                                     ш
                1703
04BB FI
                                     SIXY-$
04BF FD
                                JR
                1704
                                     DE, HL
                      STAKO:
                                ΕX
                1765
                1706
                                BIT
                                     7, (HL)
 OARE CROSS
                                     DE, HL
                1707
                                ΕX
 0401 ED:
                                     NZ,SIXY-$
                                JR
 0400
                1708
      2006
                                DEC
 0404 30
0405 35
0404 3663
                 1709
                                                    ; =1 QUIET NOTE
                                DEC
                1710
                                      NZ, SIXY-$
                1711
                                JR.
                       ; A=0
                 1712
                                      (VOLAB), A
                                OUT
                 1713
 6408 10016
                                      (VOLC), A
                                OUT
 0406 (015
                 1714
                                      HL
                                TNC.
                 1715
                       SIXY:
 0400
                                                    ; IF(--TMR60<0)
                                      (HL)
 64CD (%)
                1716
                                DEC
                                                    ; ELZ ONWARD
                                      P. GOUT
                                JP
 04CE 1.0205
                 1717
                                                    , THEN TMR60=59
                                LD
                                      (HL), 59
 0401 35
0403
                 1718
                                                    ; -> TIMOUT
                                INC
                                      HL
                 1719
                                      DE, HL
                                ΕX
                 1720
 GATH CL
                                                    ; SET SECONDS UP
                                      HL, KEYSEX
 040% 16 HF
                 1,721
 ovina + G E
                                SET
                                      7, (HL)
                 1722
                                      DE, HL
                                FΧ
 0400 FB
                 1723
                                                   .; CHECK IF ZERO
                                      A, (HL)
 0401: 7F
0400: 00
                 1724
                                ) D
                 1725
                                OR
                                      Z, GTIMER-$
                 1726
                                 JR
 0400 2001
                                                     ; DEC TIMOUT
                                      (HL)
                                 DEC
                 1727
  CADE
                          , *GAME TIMER ONCE A SECOND ROUTINE*
                 1728
                          ; IF (SEC != 0 & MIN !=0)
                 1729
```

ł

ΙX

INC

05AE DB23

```
4,301,503
                       253
                                                                            254
 0580 DDAA00
                   1881
                                    L.D
                                           H, (IX+0)
 0583 DB23
0585 100B
                   1882
                                     INC
                                          ΙX
                   1883
                                     JR
                                           OPLP2-$
  65E7 ST
                  1884
                           M043:
                                     LD
                                           E. (HL)
                                                           ; PCL=
  osma pa
                   1885
                                     INC
                                           н
  05B9 56
                                                           ; PCH=
                   1.00A
                                     LB
                                           D. (HL)
 05BA 23
                                     INC
                   1887
                                          HL
 OBER EB
                   1888
                                     ΕX
                                           DE, HL
                                                           ; SET THE PC
 05BC FE04
                  1889
                                    CP
                                                           ; IS IT A JMP?
 05BE 3002
                   1890
                                     JR
                                           C. OPLP2-$
                                                          ; IT IS
 0500 muss
                   1891 MO44
                                    DEC
                                          ΙX
                                                           ; ITS A CALL
 6502 FF 266
6505 PF B
                   1892
                                    LD
                                           (IX+0), D
                                                           ; (--SP)=PCH
                   1893 M045
                                    DEC
                                          IΧ
 600.7 (a) 100
                  1894
                                           (IX+0), E
                                    LD
                                                           ; (--SP)=PCL
 oraco de servicio
                  1895
                                           0PLP2~$
                                    JR
 orann filta
                  1896 MO5.
                                    CF.
                                           0E0H
 OTICE CONTROL OTICE
                  1897
                                    JR
                                           NC. MO6-$
                  1898
                                    AND
                                          OFH
 O^{\kappa}\partial \Omega(\mathbb{R}^{n}) = (\cdots, -\infty)
                 1899
                                    LD
                                          B, O
 OSTOL OF
                  1200
                                    LD
                                          C. A
 01407-141
                  1901
                                    LD
                                          D, H
 osanz, has
                  1902
                                    LD
                                          E, L
 OFSITE AND
                  1903
                                    ADD
                                          HL, BC
 orates in a co-
                 1.204
                                    JR
                                          M044-$
                                                           CALL
 OSDO CARDAF
                  1905 M06
                                    . IF
                                          NZ, MO61-$
                  190A
                                    LD
                                          A, (PRIOR)
                                                           ; LEGSTA
 orani i ar
                  1907
                                    XOR
                                          SOH
                  1908
                                    LD
                                          (PRIOR), A
 0544 Lad
                  1909
                                          0PLP2-$
                                    JE
 OSEA THEO
                  1910 M061
                                    CP
                                          OFOH
                                                          ; REST VOICE (OR SUSTAIN)
 OTES LIGHT
                  1911
                                          Z. MUZSTP-$
                                    JR
OTHEA AL
                  1912
                                    I D
                                          A. (HI )
OTHER STAME
                  1713
                                    LD
                                          (DURAT), A
                                                        ; SET DURATION OF QUIET
                                    INC
                                          HL
oper ar
                  1915
                                    XOR
osro alli.
                  1916
                                          (VOLAB), A
                                    OUT
COMPUBLISHED
                  1217
                                    OUT
                                          (VOLC), A
                           : END OF MUZIC PROCESSOR
                  1918
orall stap
                                          (MUZPC), HL ; SAVE THE PC
(MUZSP), IX ; SAVE THE STACK POINTER
                  1919 MUZ999; LD
07477 to 1604F 1920
                                   LD
613 1: 1
                  1221
                                    RET
                  1972
                          ; NAME MUZSTP
                  1 7 7
                          # PURPOSE: STOR MUZCPU. SET PORTS TO 0
orani ya
Orani iliyaan
Godoo iliyaf
                  1994 MUZSTP: XOR A
                  19,25
                                          (DURAT), A
                                   1 n
                  1926
                                   LD
                                          (PRIOR), A
67.03 0 4.008
                  1927
                                   LD
                                          BC, 800H+SNDBX
0606 415 19
                  1928
                                   OUT (C), A
0/408 (14) (
                  1929
                                   DUNZ -2
07.00 €
                  1930
                                   RET
                  1982 | NAME; DO IT
                        F(MRPOSE: TRANSFER CONTROL TO USER STATE TRANS
. INPUT: A = RETURN CODE FROM SENTRY ROUTINE
                  1993
                                             TRANSFER CONTROL TO USER STATE TRANSITION
                  1934
                  1935 - 7
                                   HL = DO IT TABLE ADDRESS
                  1936
                        ; OUTPUT:
                        ; DESCRIPTION:
                  1937
                                            THIS ROUTINE IS USED WITH THE SENTRY ROUT
                                   IT IS USED FOR DISPATCHING TO A STATE TRANSITION ROUTINE. THE RETURN CODE FROM SENTRY IS USED TO
                  1938
                  1939
                                   SEARCH THE DOIT TABLE. IF A MATCH IS FOUND, CONT
TRANSFERED. IF NO MATCH IS FOUND, THE ROUTINE RE
THE DOIT TABLE IS MADE UP OF THREE BYTE ENTRYS:
                  1940
                  1941
                  1942
                                   BYTE O BIT 7: IF SET - DO A MCALL TO THIS HANDLER BYTE O BIT 6: IF SET - DO A RCALL TO THIS HANDLER
                  1943
                  1944
                                   BYTE O BITS 5-0: RETURNCODE THIS ROUTINE IS TO PR
BYTE 1 AND 2: THE ADDRESS TO TRANSFER TO.
THE LIST IS TERMINATED BY A BYTE WHICH IS . GE. OC
                  1945
                  1946
                  1947
OAOR 70:
                 1948
                         MDOITE
                                   LD
                                         A, B
0600 705
                 1949
                         MDOIT:
                                   PUSH DE
060D 57
                 1950
                                   LD D. A
060F 30
                 1951
                         MEGITO: LD
                                         A, (HL)
                                                         ; GET RETURN CODE FOR THIS ENTR
0600 46
                 1952
                                   LD
                                         C. A
                                                        ; C = CURRENT ENTRY
0610 F100
                 1953
                                   CP
                                         OCOH
                                                         : LIST TERMINATOR?
                                                        NO - JUMP
061. 1993
                 1954
                                   JR
                                         C. MDOIT1-$
0614 91
                 1955
                                  POR DE
                                                        ; YES - RETURN
0615 75
                 1956
                                   RET
```

OL 13 FDOSFA 2030 MVECT: SET PSWZRO, (IY+CBFLAG); SET ZERO FLAG
20 13 FDOSFA 2031 BIT VBSACT, (IX+VBSTAT); IS VECTOR ACTIVE?

20.29

```
260
              259
                              RET
               2107
                                                 , STEP PAST LIMIT
06A3 C9
                     NVECTS: INC
                                   HL
                                    (SP), HL ; HL = COORDINATE AGAIN
(IX+VBCL), L ; STORE BACK COORDINATES
               2108
06A4 23
               2109
                              EΧ
0AA5 E3
                     MVECT6: LD
6/4/4 161/502
               2110
                                    (IX+VBCH),H
                              LD
                                                 ; RESTORE LIMITS POINTER
0600 10 403
               2111
                              FOF HL
                                   VBCLAT, (IX+VBCCHK) ; CLEAR ATTAINED BIT
               2112
13 3640
                              RES
046D DDC8049E 2113
                     ; 技术长龄体验检验检验检验检验检验检验检验检验检验
               2114
06B1 C7
                     , * PAINT RECTANGLE ROUTINE *
               2116
               3117
                     ; 水籽片型棕状妆棉籽料籽籽籽籽籽籽籽粉粉粉粉粉粉粉粉粉
               1113
                                 PAINT RECTANGLE
                     ; NAME:
                                       A = COLOR MASK TO WRITE
                2119
                     ; INPUT:
                2120
                                       B = Y SIZE
C = X SIZE
               2121
                2122
                                       D = Y COORDINATE
                2123
                                       E = X COORDINATE
                2124
                2125 MPAINT: XOR A
0682 GE
                               CALL RELTAI
 одрегенивов
                2126
                                              ; UNMAGIC THE G** D*** ADDR
                                    DE, HL
                               ΕX
                2127
 OARA FB
                               SET
                                    6, H
                2128
 06B7 CBF4
                                    (MAGIC), A
                               OUT
                21/29
 06B9 D30C
                               XOR
                                                       ; PRIME THE SOB
                2130
                      ;
                                        (URINAL), A
                               LD
                2131
                                     E, (IY+CBA)
                               LD
                2132
 OGBE FREEDS
                               LD
                                    A, C
                2133
 06DF 12
                               RRCA
                2134
 OADI (4
                               RRCA
                2135
 OACO OF
                                     3FH
                                AND
                2136
 OAC LIVE
                                INC A
               2137
 040 T
                                     D, A
                                LD
                2138
                                DEC D
 0/401 - 174
0/402 - 1747
                      MPT1:
              1 2139
                                     Z, MPT2-$
                                JR
                2140
                                    A, OFFH
                                ΙTι
                 2141
 OZEC ALE
                                CALL STRIPE
 OAL -- 18 206
                2142
                                     MPT1-$
                                JR
  OACTO TO ESS
                2143
                                      A. C
                                LD
                       MPT2:
  0001
                 2144
                                AND OSH
  OADO 15003
                 2145
                 2146
  OAD TO
                                      C, A
                                LD
  060 : 0
                 2147
                                 XOR A
                 2148
  owner of
                       MFT3:
                                 DEC C
                 2149
  OSTE OF
                                     Z, MPT4-$
                                 JR
  06fe - 30e6
                 2150
                                 RRCA
                 0151
                                 RRCA
  OVIEW OF
                  2152
                                 ADD A.11000000B
  OADO FARÓ
                 2153
                                     MPT3-$
                  2154
                                 JR
  0ADE 174.7
OADE 178.20A
                                 CALL STRIPE
                  2155 MPT4:
                                 XOR A
  06F1 (4
                  2156
                        ; AND FALL INTO
                  2157
                        ; HL = ADDRESS OF STRIPE A = DATA E =MASK B = ITERATIONS
                  2158
                  2159
                        ; OUT HL=HL+1 A = CLOBBERED
                  2160
                        STRIPE: PUSH HL
                  2161
   0AE - 130
                                 PUSH BC
                  2162
   OGE : 1
                                       (URINAL), A
                                 LD
   074 - 41 OF
075 - 41 F 4F
                  2163
                                       A, (URINAL+4000H)
                                 LD
                  2164
                                       C. A
                                 LD
                  2165
   061 11
                                       A, E
                       STRP1:
                                 LD
   ozen e
                  2166
                                  XÚR
                                       (HL)
                  2167
   oct of
                                  AND
                                       С
                  .168
   0611 63
                                  XOR
                                       (HL)
                  2169
   OZET GE
                                       (HL), A
   0/£0 /£
                                  LD
                  2170
                                  LD A.L
ADD A.BYTEPL
                  2171
2172
   0.11.
                                       LA
                                  LD
                  2171
   \alpha + \beta + \beta + \beta
                                        A. H
                                  LB
                  2174
    CONTRACTOR
                                  ADC
                                        A, O
    OUTS LEON
                   2175
                                  L.D
                                        H, A
                   2176
    0AF7 67
                                 . DUNZ STRP1-$
                   2177
    0AFS 10F1
                                      BC
HL
                                  FOF
                  2178
    OZEA CT
                                  POP
                  2179
    OZER EL
                                  INC
                                       ы
                   2180 -
    674 C 23
674 B C2
                                  RET
                  2181
```

```
2193
                           *******
                           # WRITE ROUTINES #
                  .410:4
                  2105
                  2186
                           NOTES:
                                           THE GENERAL CALLING SEQUENCE FOR THE WRI
                  2187
                           INFUT;
                                           HL = PATTERN ADDRESS
                  2188
                                           D = Y COORDINATE
                  2189
                                           E = X COORDINATE
                                          B = Y SIZE
                  2190
                                          C = X SIZE
                  2191
                  2192
                                           A = MAGIC REGISTER
                  2193
                           OUTPUT:
                                           DE = SCREEN ADDRESS USED
                  2194
                                             THESE ROUTINES ARE NESTED, FOR EXAMPLE
                  2195
                                          WRITE, WHICH FALLS INTO WRIT, WHICH FALL
                 2196
                         ¿ ENTRY:
                                          WRITE FROM VECTOR
                 2197
                           INPUT:
                                          HL = PATTERN ADDRESS
                 2198
                                          IX = VECTOR ADDRESS
                 2199
                           OUTPUT:
                                          DE. A
                 2200
                           SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
  O&FF dideoo
                       MVWRIT: LD
                                      A, (IX+VBMR) ; LOAD MR
D, (IX+VBYH) ; LOAD Y
                 2201
  0701 /00%-og
                 2202
                                LD
  0704 BISE06
                 2203
                                LD
                                      E. (IX+VBXH) ; LOAD X
  0707 NUMBOLES 2204
                                SET
                                      VBBLNK, (IX+VBSTAT); SET BLANK BIT
                 2205
                        FNTRY:
                                          WRITE RELATIVE
                        PURPOSE:
                                          WRITING RELATIVE PATTERNS
                 2206
                 2207
                        / INFUT:
                                          HL, DE, A
                 2208
                        ; OUTPUT:
                                          DE
                 2209
                                          PATTERN IS PRECEEDED BY RELATIVE DISPLACE
                        / NOTES:
                 2210
                                          (X FIRST, THEN Y) AND PATTERN SIZE
 070F115
                 2211
                       NWRITE: PUSH AF
                                                   ; SAVE MR
 0700 °°
                 2212
                                LD
                                      A, (HL)
                                                    ; GET REL X
 070D 13
                 2213
                                INC
                                     HL
 070F #33
                 2214
                                ADD
                                     A, E
                                                   . ADD TO SUPERIOR X
 070F SE
                 2215
                                LD
                                     E, A
                 2216
                                LD
                                     A, (HL)
                                                   ; SAME STORY FOR Y
 0711 ES
                 2217
                                INC
                                     HL
 0717 (0)
                2218
                                ADD
                                     A, D
 0718 5
                 2219
                                LD
                                     D. A
 0714 FT
                2220
                                POP
                                     AF
                2221
                       FNTRY:
                                          WRITE WITH PATTERN SIZE SCARE-UP
                2222
                        # PURPOSE:
                                          WRITING VARIABLE SIZED PATTERNS
                2223
                       ; INPUT:
                                         HL, DE, A
                2224
                          OUTPUT:
                                          DE
                2225
                                         FIRST TWO BYTES POINTED AT BY HL ARE TAK
TO BE PATTERN SIZES (X SIZE FIRST)
                          NOTES:
                2226
 0715 10
                2227
                       MWRITP: LD
                                     C. (HL)
                                                  ; GET X SIZE
 0716 7 3
                2228
                                INC
                                    HL
 071 4.5
                2229
                               LD
                                     B. (HL)
                                                   ; AND Y
 0712: 3%
                2230
                               INC
                                     HL.
                2231
                                         WRITE WITH COORDINATE CONVERSION
                       > ENTRY:
                2332
                       INPUT:
                                         HL, DE, BC, A
                2233
                        / OUTPUT:
                                         DE
 0719 + 01550A
                ....4
                       MURIT: CALL MRELAB
                                                   ; DO CONVERSION
                2235
                                         WRITE ABSOLUTE
                       # ENTRY:
                2236
                       ; INPUT:
                                         HL. BC. A AS ABOVE
                2237
                                         DE = ABSOLUTE SCREEN ADDRESS
0710 CD27
                2238
2239
                      MWRITA BIT MRFLOP, A
JR NZ, MWRTFL-$
                                                 ; FLOP WRITE WANTED?
0711 2637
0720 (124)
                2240
                               BIT
                                    MRXPND, A
                                                 - EXPAND WANTED?
0722 2011
                2241
                               JR
                                    NZ, MWX-$
                                                  : JUMP IF SO
                        ; DO NORMAL? WRITE
                2242
0724 AF
               2243
                               XOR A
9725 CS
                      MWRT:
               2244
                               PUSH BC
9726 DS
               2245
                               PUSH DE
0727 47
               2246
                               LD
                                    B, A
                                                  ; ZERO REGISTER B
9728 Fire
               2247
                                                  WRITE A LINE
                               LDIR
072A 12
               2248
                               LD
                                    (DE), A
                                                  FLUSH THE SHIFTER
072F 61
               2249
                               POP
                                    DΕ
9720 FB
               2250
                               ΕX
                                    DE, HL
                                                  ; ADVANCE TO NEXT LINE
072D 0F28
               2251
                              LD
                                    C. BYTEPL
072F 09
               2252
                               ADD
                                    HL, BC
0730 EE
               2253
                              EΧ
                                    DE, HL
0731 Cr
               2254
                              POP
                                    BC
0732 1411
               2255
                              BUNZ MWRT-$
                                                  : LOOP IF MORE GOODIES
6 . 3 .
               2256
                              RET
               2257
                     . WRITE EXPANDED
```

```
0780 1A
 07Bt 5
 0783 CH::
 0704 M
 office and
 075% pr
 07B7 4"
 OTRA TUGA
 orna es
 O TITLE FOR
 0700 At 3
 OZBELOS:
 OFFE FR
 0.70°0 (C.)
 0701 16F2
 0003 r
                2387
                        3 我你我我我我我我我我我我我我我我我我我我我我我我我
                2 338
                       * * CHARACTER DISPLAY ROUTINES *
                2.839
                        1 特许特殊的特殊的特殊的特殊的特殊的特殊的
                2390
                          NAME:
                        j
                                         DISPLAY STRING
                2391
                                          MESSAGE DISPLAY
                          PURPOSE: .
                2392
                          INPUT:
                                          E.D = X, Y COORDINATES
                2393
                                          HL = STRING ADDRESS
                2394
                                          IX = FONT DESCRIPTOR
                2395
                        i
                          OUTPUT:
                                          D, E ALTERED AS IN DISPLAY CHARACTER
                2396
                                          4 BYTES (EXCLUDING USE BY SYSPCH)
                          STACK USE:
                2397
                        ; EXPLAINATION: AS EACH CHARACTER IS BROUGHT IN, IT
                       ; IS TESTED FOR BEING A LIST TERMINATOR ( CHAR = 0) ; IF IT ISN'T, DISPLAY CHARACTER IS CALLED AND THE
                2398
                2399
                2400
                       ; TEST IS REPEATED FOR THE NEXT CHARACTER.
                          A NULL STRING IS HANDLED PROPERLY.
                2401
07C4 7E
                      STRNEW: LD
                2402
                                     A. (HL)
                                                  ; GET CHARACTER
0705 A7
                2403
                                                   BE IT A TERMINATOR?
QUIT IF SO
DISPLAY IF ALT FONT
                               AND
                                     Α
0704, 68
                2404
                               RET
9707 Factor
               2405
                                JP
                                     M. STRD1
0708 FEAT
                               CP
               2406
                                     64H
                                                   ; SUCK IN STRING?
0700 BOOK
               2407
                               JIR
                                     NC, STRD2-$
                                                  ; JUMP IF YES
07CE | CDF107
               2408
                     STRD1:
                                                   ; SHOW CHAR
                               CALL DISPCH
```

```
268
                    267
                                                       ; ADVANCE TO NEXT CHAR
                                  INC HL
                2409
                                        HL ; AND LOOP
10111B ; MAKE SUCK MASK
0701 23
               2410 JR STRNEW-$
2411 STRD2: AND 10111B
                                  JR
0700 H260
0704 1747
070/ 1°
070° 3
                                        B, A
                                  ıπ
                2412
                                  INC HL
                 2413
                                        DE, HL
                                 FΧ
                 2414
0708 (6
                                  CALL MSUCK1
2415
                                  CALL RELD
                 2416
                                                        ; GO AFTER NEXT CHARACTER
                                  JR STRNEW-$
                 2417
                 2420 ; 安米林特特特特特特特特特特特特特特特特特特特特特特特特
                        ; INPUT: A = CHARACTER
                  2421
                                            C = OPTIONS
                 2422
                                            D = Y COORDINATE
                  2423
                                            E = X COORDINATE
                  2424
                                            IX = FONT DESCRIPTOR
                  2425
                                             (ONLY IF ALTERNATE FONT USED)
                  2426
                                            DE UPDATED TO POINT AT NEXT CHARACTER FRA
                        ; OUTPUT:
                  2427
                                            THE OPTION BYTE IS FORMATTED AS FOLLOWS:
                        ; NOTES:
                  2428
                                            CONTENTS
                                   RITS
                  2429
                                   ____
                  2430
                                            OFF COLOR FOR EXPANSION
                                   0-1
                  .431
                                           ON COLOR FOR EXPANSION
                  2432
                                   2-3
                                   4
5
                                             OR OPTION
                  2433
                                             XOR OPTION
                  24 24
                                             ENLARGEMENT FACTOR (N+1)X
                  2435
                  2436
                        CHARACTERS BETWEEN 1 AND 1FH, AND BETWEEN 81H AND 9FH ARE INTERPRETED AS TAB CHARACTERS. THEY CAUSE THE
                 12437
                  ; ARE INTERPRETED AS TAB CHARACTERS. THEY CAUSE THE
2439; CURSOR REPRESENTED BY D AND E TO BE SPACED OVER N
2440; CHARACTER POSITIONS, WHERE N = CHAR. AND. 7FH
2441; CHARACTERS BETWEEN 20H AND 7FH ARE TAKEN AS REFERENCES
2442; THE SYSTEM STANDARD 5 X 7 CHARACTER FONT. CHARACTERS
2443; RETWEEN OAOH AND OFFH REFER TO THE USER SUPPLIED ALTERN
2444; CHARACTER FONT. THIS FONT IS DESCRIBED BY A FONT
2445; DESCRIPTOR TABLE OF THE FOLLOWING FORMAT:
                  (4440
                 . . 114
                         2446
                   2447
                        ; 长春春春春春春春春春春春春春春春春春春春春春春春春春春
                   2448
                        ; * 1 * X FRAME SIZE *
; ****************************
                   7449
                   2450
                         ; * 2 * Y FRAME SIZE
                   2451
                          2452
                         ; * 3 * X PATTERN SIZE (BYTES) *
                   2453
                   2456 ; *****************
                   2457 ; * 5 * PATTERN TABLE
2458 ; * 6 * ADDRESS
                   2457
                          j 长长松林林林林林林林林林林林林林林林林林林林林林林林林林林林
                   2459
                   2460 DISPCH: PUSH BC
  OZEL
                                    PUSH HL
      • • • •
  COTE
                   2461
           4 2462
2463
                                    PUSH IX
  AND A
  OTES
                                                         ; JUMP IF YES
  отрод 1007 2464 JP
отрод 1002 2465 LD
отрод 1002 2466 DISCHI: CP
                                          M, DISCH1
                                    JP
                                         IX, SYSFNT
                                                          ; IS CHAR < 20H?
                                          20H
                                          NC, DISC1B-$ ; JUMP IF NOT
AF ; LOOP TO SPACE OVER
                                    JR
                   ∴467
  ठाषा २००१
                   2468 DISCIA: PUSH AF
  OFFI
                                    CALL NXTERM
                 2469
  one; seles
                                                          ; STORE IT BACK
                                     CALL FINDL3
  ores di lion
                    2470
                                    POP AF
DEC A
                    2471
                    2472
  627EG
                                     JR NZ, DISC1A-$
         orra
                    2473
                                                          ; JUMP TO EXIT
                                     JR:
                                          DISCH5-$
  ATEC 6
                    2474
                    2475 DISCIB: SUB (IX+FTBASE) ; SUBTRACT BASE CHAR
   ATER 10 GOO.
                                          E, A
                                     LD
                    2476
   00001
                                     LD
                                          D, 0
   \hat{O}_{i}^{a} = \hat{O}_{i}^{a} + \hat{O}_{i}^{a} \hat{O}_{i}^{a}
                    2477
   HL, O
                                     LD
                    2478
                                          C. (IX+FTBYTE) ; MULTIPLY CHARACTER
                                     LD
                   2479
                    2479
2480 DISCH2: LD B, (IX+FTYSIZ); BY PATTERN SIZE
2481 DISCH3: ADD HL, DE
2482 DUNZ DISCH3-$
   0006 Note04
   0800 :
0000 : 4.0
                  2482
                                     DEC C
   0010
                    2483
```

```
Sept September 1
                                        4,301,503
                    269
                                                                   270
   0011 - 4.7
                  24:34
                                 JR
                                      NZ, DISCH2-$
   0813 12 -- 05
                  2485
                                      D. (IX+FTPTH) ; ADD TO TABLE START
                                 LD
   0017 2468
                  . 486
                                 LD
                                      E. (IX+FTPTL)
                                 ADD HLIDE
                  2437
                  2488 / COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
                        . AND SAVE
   6016 + 4:68
                  2420
                                 CALL NXTERM
                                                    ; STEP COORDINATES TO NEXT FRAM
   open a co
                  2491
                                 PUSH DE
                                                    ; SAVE
  0.0411^{\circ}\pm0.6564
                 2492
                                     B. (IX+FTYSIZ)
                                 1 D
   0071
                  2493
                       DISCH4: PUSH BC
   0022 15
                  24.94
                                 PUSH HL
  0823 : 5.400
                  2495
                                 CALL WRTLIN
  6826 1 1
                 2496
                                POP HL
  0827 1004603
                 2497
                                LD
                                      C. (IX+FTBYTE) ; STEP TO NEXT LINE OF PATTERN
  0026 67
                 2498
                                ADD HL. BC
  0828 77
                  2499
                                POP
                                     BC
  0000 (107005)
                 2500
                                      A. (IY+CBD) ; ADVANCE Y COORDINATE
                                LD.
  OOST BE
                 25.01
                                ADD A.C
  00:30 Th7705
                 21:02
                                LL
                                      (IY+CBD), A
  0003 TOEC
                 2503
                                DUNZ DISCH4-$
  0835 01
                 2504
                                POP DE
                                                   : RESTORE NEW POSITION
  0836 CDF40C
                 2505
                                CALL FINDLS
                                                   , STUFF DE BACK INTO CONTEXT
  0839 DDE1
                 2506 DISCHS: POP
                                    IX
  083B E1
                 2507
                                POP
                                     HL
  0830 01
                 2508
                                POF
                                     BC
  083B 09
                 2509
                                RET
                      ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION C
                 2510
                 2511
                       INPUT:
                                     MODE BYTE FROM CONTEXT SAVE AREA
                 .
2512
                       # OUTPUT:
                                         B. A = ITERATION COUNT
  083E FD7E06
                 2513
                       DCLCTB: LD
                                    A. (IY+CBC)
                                                  ; GET MODE BYTE
  0841 07
                 2514
                                RLCA
 0842 67
0843 FA03
                 2515
                                RLCA
                 2516
                                AND
                                     03
                                                   ; ISOLATE ENLARGEMENT FACTOR
 0845 nm
                 2517
                                INC
                                     Α
 0846 17
0847 56
0948 27 4
                 2518
                               LD
                                     B, A
                 2519
                               XOR - A
                2520
                               SCF
 0845 55
                2521
                       DOLOTI: ADC
                                    A.A
 0846 Joan
                2522
                               DUNZ DCLCT1-$
 0840 37
                2523
                               LD
                                    B, A
 084D 7.0
                3524
                               RET
                      ; SUBROUTINE TO UPDATE COORDINATES TO POINT AT NEXT CHARA
                2525
                2526
                      FRAME:
                2527
                      INPUT
                                        COORDINATES TAKEN FROM CBD, CBE IN CONTEXT
                2528
                      j
                        OUTPUT:
                                       UPDATED COORDINATES RETURNED IN D AND E
                2529
                                       A, B = CLOBBERED, C=ENLARGE FACTOR CONVERT
CTB ; GET ITERATION COUNT
 084E Ch3E08
                      NXTERM: CALL DOLOTE
                2530
 0851 48
                2531
                               LD
                                    C.B
                                                  ; SAVE
 0852 505605
                2532
                               LD
                                    D. (IY+CBD)
 0055 UZE04
                                                 GET Y COORD
                2533
                               LD
                                    A, (IY+CBE)
                                                 ; GET X COORD
 0858 DD8601
                2534
                      NXTER1: ADD
                                    A. (IX+FTFSX) ; ADD X FRAME SIZE
 085B 15F6
                2535
                               DUNZ NXTFR1-$
                                                : 2**ENLARGE TIMES
 985D FFA0
                2536
                               CP
                                    160
                                                  ; PAST RIGHT EDGE OF SCREEN?
085F 3309
                2537
                               JR
                                    C. NXTFR3-$
08A1 25
                2538
                               LD
                                    A, B
0862 11
               2539
0863 008602
                              LD
                                    B, C
                     NXTFR2: ADD
               2540
                                    A. (IX+FTFSY) ; YEP - ADVANCE VERTICAL
0066 TOEB
               2541
                              DUNZ NXTFR2-$
0868 1.7
               2542
                              LD
                                    D, A
0869 66
               2543
                              XOR
0046
               2544
                     NXTFR3: LD
                                   E, A
DOAD
               2545
                              RET
                     , SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
               2546
               2547
                     # AND EXPAND
               2548
                      , ENTRY: HL = SOURCE IX = FONT TABLE
00%0 16/11/63
               2549
                     WRTLIN: LD
                                   C. (IX+FTBYTE)
05:45 A ...
               2550
                              LD
                                   B.O
0871 bors.
               2551
                              PUSH IX
                                                 ; CAPTURE STACK POINTER
0070 BIO 10000 2552
0077 Biog 2553
                              LD
                                   IX. O
               2553
                              ADD IX. SP
0870 1005
               2554
                              FUSH IX
                                                 # SAVE CAPTURED STACK
087B 14
               2555
                             POP DE
                                                 ; DE = CAPTURED STACK
0870 (mod
               2556
                              LD
                                   A, OCH
                                                 SET EXPAND TO 00, 11
```

274

DEFB #E DEEB #F

DEER #G 11.00 .... ENDM

```
13 3 47, 3
                        : LARGE CHARACTER SET (8 X 8)
com
                  4.87
                        LRGCHR
                                 DEFCHR 000H, 000H, 000H, 000H, 000H, 000H; SPACE
0.79
                 5.08(8)
609.3
                                 DEFCHR 020H, 020H, 020H, 020H, 020H, 000H, 020H;
                 20.39
                                 DEFCHR 050H, 050H, 050H, 000H, 000H, 000H, 000H ;
ost.
                 2640
                                 DEFCHR 048H, 048H, 0FCH, 048H, 0FCH, 048H, 048H ;
oct :
                 . . 11
                                 DEFCHR 020H, 078H, 080H, 070H, 008H, 0F0H, 020H; $
 ്രം പ
                 2640
 ocu.
                                 TIEFCHR OCOH, OC8H, 010H, 020H, 040H, 098H, 018H ;
                 ...543
                                 DEFCHR 060H, 090H, 040H, 040H, 048H, 090H, 068H;
Carrie
                 4.4
 eesa :
                 . 445
                                 DEFCHR 060H, 060H, 060H, 000H, 000H, 000H;
0^{-3}
                                 DEFCHR 010H, 020H, 020H, 020H, 020H, 020H, 010H;
                 2040
                                 DEFCHR 040H, 020H, 020H, 020H, 020H, 020H, 040H ; )
G^{(n)}
                 1.47
or.
                                 DEFCHR 000H, 0A8H, 070H, 0D8H, 070H, 0A8H, 000H ; *
                 27.48
6931
                                 DEFCHR 000H, 020H, 020H, 0F8H, 020H, 020H, 000H ;
                 2649
                                 DEFCHR 000H, 000H, 000H, 060H, 060H, 020H, 040H;
oo.
                 20210
0000
                                 DEFCHR 000H, 000H, 000H, 0F8H, 000H, 000H, 000H;
                 2851
02.1
                                 DEFCHR (000H, 000H, 000H, 000H, 000H, 060H, 060H;
                 2652
600
                 JA53
                                 DEFCHR 000H, 008H, 010H, 020H, 040H, 080H, 000H;
 Orte
                 37.54
                                 DEFCHR 070H, 088H, 088H, 088H, 088H, 070H ; 0
Order i
                 2655
                                 DEFCHR 020H, 060H, 020H, 020H, 020H, 020H, 070H ; 1
000
                                 DEFCHR 070H, 088H, 008H, 070H, 080H, 080H, 0F8H ;
ťe .
                 27577
                                 DEFCHR 070H, 088H, 008H, 030H, 008H, 088H, 070H;
Sec. 2.4
                                 DEFCHR 010H, 030H, 050H, 090H, 0F8H, 010H, 010H;
                 2558
. ,. . .
                                 DEFCHR OFSH, 080H, 0F0H, 008H, 008H, 088H, 070H ;
                 11.59
600
                                 DEFCHR 030H, 040H, 080H, 0F0H, 088H, 088H, 070H ;
                 26.60
comme 1
                 7561
                                 DEFCHR OFSH, 008H, 010H, 020H, 040H, 040H, 040H ;
                                 DEFCHR 070H, 088H, 088H, 070H, 088H, 088H, 070H ;
000
                 11.15%
o<sup>n</sup>
                                 DEFCHR 070H, 088H, 088H, 078H, 008H, 010H, 060H ;
                 7663
nice .
                 2664
                                 DEFCHR 000H, 060H, 060H, 000H, 060H, 060H, 000H ;
COGA
                 37.45
                                 DEFCHR 060H, 060H, 000H, 060H, 060H, 020H, 040H ;
OPA
                 71.66
                                 DEFCHR 010H, 020H, 040H, 080H, 040H, 020H, 010H;
O SOF
                 17.7.7
                                 DEFCHR 000H, 000H, 0F8H, 000H, 0F8H, 000H, 000H; =
ora.
                 , . . . . . . . . .
                                 DEFCHR 040H, 020H, 010H, 008H, 010H, 020H, 040H;
organ
                 200.00
                                 DEFCHR 070H, 088H, 008H, 010H, 020H, 000H, 020H;
005.4
                 2670
                                 DEFCHR 070H, 088H, 088H, 088H, 088H, 080H, 078H ;
026.0
                                 DEFCHR 070H, 088H, 088H, 0F8H, 088H, 088H, 088H;
                 2671
0902
                 2672
                                 DEFCHR OFOH, 088H, 088H, 0F0H, 088H, 088H, 0F0H;
0910
               . 2673
                                 DEFCHR 070H, 088H, 080H, 080H, 080H, 088H, 070H ;
09E0
                 2674
                                 DEFCHR OFOH, 088H, 088H, 088H, 088H, 088H, 0F0H ;
OPEZ
                 2675
                                 DEFCHR OF8H, 080H, 080H, 0E0H, 080H, 080H, 0F8H ;
OPER
                 2676
                                 DEFCHR OF8H, 080H, 080H, 080H, 080H, 080H, 080H;
0.005
                 2677
                                 DEFCHR 070H, 088H, 080H, 080H, 098H, 088H, 078H;
OPER
                 2678
                                 DEFCHR 088H, 088H, 088H, 088H, 088H, 088H, 088H;
0803
                 2679
                                 DEFCHR 070H, 020H, 020H, 020H, 020H, 020H, 070H;
0000
                 2680
                                 DEFCHR 008H, 008H, 008H, 008H, 088H, 070H;
0011
                 2681
                                 DEFCHR 088H, 090H, 0A0H, 0C0H, 0A0H, 090H, 088H ;
0112
                 2632
                                 DEFCHR 080H, 080H, 080H, 080H, 080H, 080H, 0F8H ;
0016
                                 DEFCHR 088H, 0D8H, 0A8H, 0A8H, 088H, 088H, 088H;
                2683
oc. Z.
                 25.84
                                 DEFCHR 088H, 008H, 0A8H, 098H, 088H, 088H;
C_1 \subseteq C_1
                 760%
                                 DEFCHR OF8H, 088H, 088H, 088H, 088H, 088H, 0F8H ;
64. B
                27.36
                                 DEFCHR OFOH, 088H, 088H, 0F0H, 080H, 080H, 080H;
66.33
                2687
                                 DEFCHR 070H, 088H, 088H, 088H, 048H, 090H, 068H;
69.14
                2588
                                 DEFCHR OFOH, 088H, 088H, 0F0H, 0A0H, 090H, 088H ;
66.19
                27,39
                                 DEFCHR '070H, 088H, 080H, 070H, 008H, 088H, 070H;
O^{2} ^{2} O
                2590
                                 DEFCHR 0F8H, 020H, 020H, 020H, 020H, 020H, 020H;
Oct of
                PAR1
                                 DEFCHR 088H, 088H, 088H, 088H, 088H, 070H;
\epsilon_{ij} = \epsilon
                24.90
                                DEFCHR 088H, 088H, 088H, 050H, 050H, 020H, 020H;
C_{ij} = C_{ij}^{ij}
                26.53
                                DEFCHR 088H, 088H, 088H, 0A8H, 0A8H, 0D8H, 088H;
0.0 \cdot c
                2654
                                DEFCHR 088H, 088H, 050H, 020H, 050H, 088H, 088H;
0677
                2693
                                 DEFCHR 088H, 088H, 050H, 020H, 020H, 020H, 020H;
00.73
                2000
                                 DEFCHR OF8H, 008H, 010H, 020H, 040H, 080H, 0F8H ;
0663
                2697
                                DEFCHR 070H, 040H, 040H, 040H, 040H, 040H, 070H;
0008
                26.98
                                DEFCHR 000H, 080H, 040H, 020H, 010H, 008H, 000H;
66 (#1
67 (27)
                2699
                                DEFCHR 070H, 010H, 010H, 010H, 010H, 010H, 070H;
                2700
                                DEFCHR 020H, 070H, 0A8H, 020H, 020H, 020H, 020H
0620
                2701
                                DEFCHR 000H, 020H, 040H, 058H, 040H, 020H, 000H ;
66634
                2702
                                DEFCHR 020H, 020H, 020H, 020H, 0A8H, 070H, 020H;
                                                                                    DOWN
COSE
                270.3
                                DEFCHR 000H, 020H, 010H, 0F8H, 010H, 020H, 000H ; RIGHT
0000
                2764
                                DEFCHR 000H, 088H, 050H, 020H, 050H, 088H, 000H ; MULTI
```

```
4,301,503
                  275
                                                                  276
                             MEFB 0
MEFB 20H
orace a
               1205
owns in
               2706
OF PIECE
               2707
                               DEFB 0
               2708
2709
openia i i
                               DEFB OF8H
OCHEL GO
                               DEFB 0
OVER 10
               2710
                               DEFB 20H
               2711 , ** LAST BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIR 2712 ; BYTE OF ... 2713 , SMALL CHARACTERS (4 X 6)
               ZZELL SMLCHR
66.01
GODT
                               DEF5 000H, 000H, 000H, 000H, 000H; SPACE
Con 4 160 1
               2717 MHJUMP: POP IX
                               EX (SP), HL
6616 5
               2718
0007 DB 7
               2719
                               UP (IX)
QUNVERT KEY CODE TO ASCII
                      Note:
                      SERVICE COSES CAMPLE
               2728 ; INPUT: AMKEY CODE
               2724 / OUTPUT: AMASCII E
                                A=ASCII EQUIVALENT
obc 9
               2726 MKCTAS:
               2727
                               LD
                                    C, B
0000 40
               2723
                               LD
                                   E., 0
DATA DE DE DE
                                    HL, KCTATB
OACE 21950A
GACE 02
OAEG 2E
               2739
                               I Ti
                               ADD HL.BC
               2730
               2731
                               LD
                                     A, (HL)
OAB1 F17709
               2732 QFR06:
                               LD
                                     (IY+CBA), A
MARIA CO .
                               RET
               2733
               2735 KCTATB:
0.205
                               DEFB / /
              27.36
                                                   ; SPACE
CAR
               17.97
7.88
                               DEFB 101
                                                   BULLET
147,14
r. 1 -
                               DEFB SEH
                                                   UP ARROW
               2.735
                                                   ; DOWN ARROW
                               DEFB 5CH
                               DEFB '%'
22.00
               7-10
e to
               2741
                               DEFB 1R1
                                                   ; RECALL
               .742
ospinis.
                               DEFB 1S1
                                                   STORE
                               DEFB 1/1
                                                   ; FLUS-MINUS
6.010
                1712
                               DEFB ///
2023.143
               2014
                                                   DIVIDE
               10.15
                               DEFB (71
14, 14
               7.1460
                               DEFB 181
11 ta
               2016 B 7
                               DEFB 191
62To
                               DEFB (*1
               2748
                                                    ; TIMES
Conf. L
ost.
Põt
                               DEFB 141
               2719
               .756
                               DEFB 151
               .7754
                               DEFB 161
64414
                               DEFB 1-1
064 1
               2.253
                                                    ; MINUS
               715.3
                               DEFB /1/
OW
oct
               27.4
                               DEFB 121
               2.2555
0.4
                               DEFB 131
                               DEFB /+/
                                                    : PLHS
6.23
                1.4
               2757 .
                               DEFB '&'
G_{ij}(K_{ij})
                                                    ; CE
1.11
               17.69
                               DEFB 101
               77.9
                               DEFB 4.4
2.29
                                                   ; POINT
                               DEFB '='
Continues
                                                    ; EQUALS
               2760
                       A NAME:
                                         FILL AREA
                77.3
                                         SET REGION OF SCREEN TO CONSTANT VALUE
                . 43.4
. 43.4
                       # PURPOSE:
                       INPUT:
                                          A = DATA TO FILL WITH
                . ZwSi
                                          BC = NUMBER OF BYTES TO FILL
                       ;
               , trus
                                          DE = STARTING ADDRESS OF REGION TO FILL
 4.01 13.5
                      MFILL: EX
                                     DE, HL
647 5
                PARS METLLE: LD
                                                   ; STUFF BYTE
                                     (HL), A
aata saas
               71.0
                                                   ; BUMP HL, DEC BC
                               CPI
Fall Control
                               JP
                                     PE, MFILL1
               2770
                2771
                               RET
                2773
                       i Noble:
                                          RELATIVE TO ABSOLUTE
                2774
                       # PURPOSE:
                                          COORDINATE CONVERSION
                                         E = X COORDINATE
D = Y COORDINATE
                2775
                       i INFUT:
                2776
                                         A = MAGIC REGISTER VALUE TO USE
                2777
                       OUTPUT:
                2778
                                          DE = ABSOLUTE ADDRESS
                2779
                                          A = MAGIC REGISTER TO USE
```

```
4,301,503
                                                                   278
                   277
                       , MAGIC ENTRY POINT
                 2730
OBEA COORDS
                 2781
                       MRELAB: CALL RELTA
 00E9 1005
                 2782
                                JR
                                      MRELA2-$
                       ; NONMAGIC ENTRY POINT
                 2783
                 2784
                       MRELAI: CALL RELTAI
 OAER CD4FOR
                                                    ; NONMAGIC THE ADDRESS
 OAFF CTF2
                 2785
                                 SET 6.D
                                     (IY+CBE),E
                                                     : UPDATE CB DE
 ORGO EB2304
                 2786
                       MRELA2: LD
 opes 197205
                                      (IY+CBD), D
                 2797
                                LD
                                     QFROG-$
 opoz. 3.309
                2788
                       MFROG:
                                JR
                 2709
                        , MAGIC ENTRY POINT
 erios el grafi
                                CALL RELTAI
                2790
                       RELTA:
                 2791
 O1904: 0. . a
                                 OUT (MAGIC), A
 evicari e
                 2792
                                RET
 OBOK ....
                                                     ; *** CHECKSUM ***
                2798 CKSUM2: DEFB 0
                                DEF5 OEOH, OAOH, OAOH, OAOH, OEOH ; O
 OBOR
                 2794
 OB14
                 2795
                                DEFS 040H, 040H, 040H, 040H, 040H;
cets.
                2756
                                DEF5 0E0H, 020H, 0E0H, 080H, 0E0H ; 2
                                DEF5 0E0H, 020H, 060H, 020H, 0E0H ; 3
                2197
OUTE
00000
                                DEF5 OAOH, OAOH, OEOH, O2OH, O2OH;
                7790
orien
                2799
                               DEF5 OEOH, 080H, 0EOH, 020H, 0EOH ; 5
owen.
                2.00
                                DEF5 OEOH, OSOH, OEOH, OAOH, OEOH ;
Ob. 47
                                DEF5 OEOH, 020H, 020H, 020H, 020H; 7
                2001
                                DEF5 OEOH, OAOH, OEOH, OAOH, OEOH ; 8
01/27
                2802
                                DEF5 OEOH, OAOH, OEOH, O2OH, OEOH ;
64:56
                2803
OE:11
                2804
                                DEF5 000H, 040H, 000H, 040H, 000H;
01:45
                2865
                                DEF5 040H, OEOH, OEOH, OEOH, OEOH; BULLET
                7807
                        MOVE ROUTINE
00 18 (15 A)
                2008 MMOVE: LDIR
 OB THE FEE
                 2869
                                RET
                        ; SYSTEM ENTRY POINT FOR NONMAGIC ADDRESSES
                2811
operation
                2810
                       RELTAI: PUSH HL
orar i in
                                AND OFCH
                                                    ; TOSS OUT SHIFT AMOUNT
                2813
01:51
                                                    ; SAVE
                 25.14
                                      L. A
                                LD
0055 [1]
                2315
                                LD
                                      A, E
                                                    ; GET X
                2816
                                AND
                                      03H
                                                    ; ISOLATE SHIFT AMOUNT
                                                    ; COMBINE WITH MR
                20:17
                                OR
00% 1
                2818
                       RELTAZ: PUSH AF
00% CT 1 - 100
                                                    ; IS FLOPPED BIT SET?
                                AND 040H
                2931.7
कारक हो।
                                LD
                2820
                                      A, E
- 0159 P
                                JR
CPL
                                      Z, RELTA3-$
                3034
                                                    ; JUMP IF NOT
                                                    ; YEP - UNFLOP THE COORDINATE
organizaci
                . 11 64
                                ADD
                                     A. 160
1993 - 244 -
                . : : /4
                      RELTAS: LD
                                     L, D
                                                    ; HL = Y
60% O 22306
                3825
                                LD
                                     H. 0
OB32 22
                                     HL, HL
                2826
                                ADD
                                                    ; SET HL = Y * 8
OB63 22
                2827
                                ADD
                                     HL, HL
OP64 29
                                ADD . HL, HL
                2828.
                2829
2830
OBAS 54
                                LD
                                     D, H
OBSZ SB
                                LD
                                     E, L
op//2 1/2
                2831
                                ADD
                                     HL, HL
                                                    ; SET HL = Y # 32
617.....
                2832
                                ADD
                                    HL, HL
OF#22 12
                2833
                                ADD
                                     HL, DE
                                                    ; SET HL = Y * 40
OBAA CRBF
                2834
                                SRL
                                     Α
                                                    : A = X 4
OBAF SE
OBAF SE
                2835
                                SRL
                2836
                                LD
                                     E. A
                2837
                                LD
                                     D, O
OF:70 CO
                2838
                                ADD
                                    HL. DE
                                                    ; HL = Y * 40 + X
                2839
                                ΙF
                                     NWHDWR-1
                               ENDIF
                2240
OB 1 13
                2841
                                     DE, HL
                               ΕX
                2843 → NAME:
                                        RETURN FROM MACRO SUBROUTINE
               2844 : PURPOSE: RETURN CONTROL TO CALLER
2845 : THIS CODE WAS 'STOLEN' FROM RELABS SINCE
2846 : IT DOES THE STACK CLEANUP THAT MRET DOES
                1846 / IT DOES THE S
1847 NMRET: POP AF
0P2 : 1
6621
                0048
                               POP
                                     HL
organis i
                2019
                               RET
```

○ 280

```
, ENTRY FOR USER
opmili te nom
opmili te nom
                28692
                       INXNIB: CALL XNIB
                2053
                                JR MFRÖG-$
                5.555
                       NAME:
                                         INDEX NIBBLE
                       PURPOSE:
                                        LOAD OF SPECIFIED NIBBLE RELATIVE TO BASE
                355
                                      C = NIBBLE NUMBER
HL = BASE ADDRESS
                7857
7858
                       , INFUT:
                2059
                                         NIBBLE RETURNED RIGHT JUSTIFIED IN A.
                      , DESCRIPTION: BYTE = NIBBLE#
                Sint
                                                                    2+BASE
                       ; THE LOW ORDER NIBBLE OF A GIVEN BYTE IS ADDRESSED
                .::7.1
               £ 50.7
                       ; BY AN EVEN NIBBLE NUMBER.
                1868 XNIB: PUSH HL
orminist
orce
                                PUSH BC
                . 146.4
66/21 · · · · · · · ·
                207.5
                                LD B. O
OF: 21
                14.7
                                SRL
                                      C
                                ADD HL/BC
oren.
                 2:37.7
ord i
                268
                                LD
                                      A. (HL)
                                LD A.()
POP BC
BIT O.C
                20119
                2370
ora i sa ili
opera sea
                                JR
                2:07.1
                                     Z.XNIB1-$
                28:72
                                RRCA
Older of
                . : : : :
                                RROA
GENERAL OF
                20074
                                RRCA
(बहुब) हव
                23375
                                RRCA
                                AND OFH
OBSC FROE
                2876
                       XNIB1:
OBSE ET
                2877
OPSE CA
                5878
                                RET
                2980
                      ; NAME:
                                        STORE NIBBLE
                       ; PURPOSE:
                2881

    NIBBLE STORING (!)

                                         A = NIBBLE TO STORE
C = NIBBLE NUMBER (AS IN XNIB)
                       INFUT:
                2882
                2883
                2884
                                HL = BASE ADDRESS
0820 ES
                2885
                       FUTNIB: PUSH HL
OB94 (15)
                2886
                                PUSH BC
                                EB B.O
opera ou ca-
                2887
orest to as
               12388
or e. .
                2889
                                ADD
                                      HL, BC
                2830
                                POP
                                      BC
Ottobal Color
             1891
                                      0,0
                                BIT
                       JR Z,PUTNB1-$
; H.O. CASE - SHIFT IT
OF THE STATE OF
                2392
                2893
orese or r
                ⊘≘94
                                RLCA
orean or t
                2895
                                RLCA
orer oc
                2896
                                RLCA
damar is
                2897
                                RLCA
ongo di
                2898
                                XOR (HL)
                                                    ; NEAT COMBINE TRICK (SEE DDJ J
Object for the
                                AND
                2899
                                      OFOH
                                                    i PG. 9)
00:05 /4
00:05 /4
00:05
                2900
                                JR
                                      PUTNB2-$
                2204 PUTNB1: XOR (HL)
                                                     i L. O. CASE
01/65 4 197
                2902
                                AND
                                      OFH
onale sa
onale
                2903
                       PUTNB2:
                                XOR
                                      (HL)
                2964
                                LD
                                      (HL), A
orday ta
                2905
                                POP
                                      HI
or at: in
                2906
                                RET
                2908 ; NAME : INDEX WORD TABLE (WORD INDEX)
                2900 , PURPOSE: TO INDEX AN ARRAY OF DEFW'S
2910 ; INPUTS: A=INDEX NUMBER (0-255)
2911 ; HL -> TABLE ENTRY O
                2912 / OUTPUTS: DE = ENTRY LOOKED UP
2913 / HL = POINTER TO ENTRY
                                         HL = POINTER TO ENTRY IN TABLE
erra es
                2914 MINDW: LD E/A
                                LD D.O
objet to as
                2915
oriet in a
                3915
OLDER AND S
                2917
                                RL
                                      D
                                                    ; DE*2
ora. : T
                2917
                                ADD HL, DE
                2918
014.1 14
                                      E, (HL)
                                LD
order
order
                                INC HL
                2926
                2971
                                LD
                                      D. (HL)
carre a
                2002
                                DEC HL
```

```
4.301.503
               281
                                                                     282
  Object (4) 100 29/3 STHLDE, CALL FINDL3
  oration to let per
                 2924
                                 JR MINDB1-$
                                                      ; JOIN STORE IN INDEX BYTE
                  100
                        A NOME:
                                           INDEX BYTE TALLE
                  2927
                        ; PURPUSE:
                                           TABLE LOOKUP
                  3928
                        / INPUTS:
                                          A = INDEX NUMBER
                                          A = VALUE OF BYTE
                  2929
                        OUTPUT:
                  2930
                                          HL = POINTER TO TABLE ENTRY
  OBBB SE
                  2931
                        MINDB: LD
                                       E, A
  OPDE: 4766
                  2932
                                 LD.
                                       D.O
  ora o 19
                  7933
                                 ADD: HL, DE
  ODC 1 7E
                  2934
                                 L.D
                                       A. (HL)
  0EC2 FD2702
                  2935
                                 LD
                                       (IY+CBA), A
  OBCS FD740B
                  2936
                        MINDB1: LD
                                       (IY+CBH),H
  ORCS EDVISOA
                  2937
                                 LD
                                       (IY+CBL),L
  OBOB 62
                  2938
                                 RET
                 2240
                                     DISPLAY TIME
                       NAME:
                 2941
                        , PURPOSE: DISPLAY TIME ON SCREEN
                  . 7.17
                        INPUTS.
                                    E = X COORD
                  2943
                                    D = Y COORD
                 2044
                                    C = SAME AS DISCHR OPTIONS EXCEPT BIT 7 = 1
                 >945
                        j
                                        TO DISPLAY COLON AND SECONDS
                 2946
                        / OUTPUTS: NONE
                 $5.47
                        MDISTI:
 ODO: 500, 60000 2048
                                 1.0
                                       IX, SMLFNT
                1949
 OPTer est
                                LD
                                      B, 42H
 OPIC RELAF
                 2950
                                 LD
                                      HL, GTMINS
 orans bid.
                2254
                                 PUSH BC
 ORDs the house 3952
                                RES 7, (IY+CBC)
CALL BCDISP
 OFSEC 13 LONG 2053
 ORIGINAL (
                 ~54
                                 POP BC
 ora a a
                 2955
                                 BIT
                                      7, C
 ORFO ...
                7756
                                RET
                                      7
OFF 1 F FG
OFF 2 F FG
OFF 2 F FG
                2957
                                LD
                                      A, 80H+3AH
                . 258
                                CALL DISPCH
                 2739
                                LD B, 42H
 OREC: 11 UVIE
                 2960
                                LD
                                    HL, GTSECS
                 2961 ) AND FALL INTO ...
                 1943 / NAME:
                                         DISPLAY BCD NUMBER
                 . 97.4
                         INPUT:
                                         B = NUMBER DISPLAY OPTIONS
                 7265
                                          C = CHARACTER DISPLAY OPTIONS
                 37.6
                                         DE = Y.X COORDINATES
                 297.7
                                         HL = NUMBER ADDRESS (POINTS AT LO BYTE)
                 . 47.3
                                         IX = ALTERNATE FONT (IF USED)
                      > OUTPUT:
                                         DE UPDATED
                1.76
                       DESCRIPTION:
                                         THIS ROUTINE CONVERTS EACH NIBBLE INTO
                2971
                         ASCII AND DISPLAYS IT. THE NORMALLY ILLEGAL BCD
                      ; VALUES ARE DISPLAYED AS CODES 2A THRU 2F RESPECTIVELY.
; THE NUMBER DISPLAY OPTIONS BYTE IS FORMATED AS FOLLOWS:
                29/2
                2973
                2974
                      ; BIT 7
                                         SET IF LEADING ZERO SURPRESSION WANTED
                2975
                      ; BIT 6
; BITS 5-0
                                         SET IF USE OF ALTERNATE FONT WANTED
NUMBER OF DIGITS TO DISPLAY (NOT NUMBER O
                1076
otata: 55
                2117
                       BODISP: LD
                                      A.B
                                                    GET OPTIONS
отт 1. а
отат 36
                20170
                                AND
                                     3FH
                                                    ; ISOLATE NUMBER OF DIGITS
                2979
                       BCDDO:
                                DEC
                                      Α
OFFE FOR
                3930
                                                    # QUIT IF NULL OR NO MORE
                                RET
                                     М
OBELL
                278.
                                LD
                                      C, A
                                                    ; SAVE
ORFI COZBOB
ORF4 2007
                2982
                                CALL XNIB
                                                    ; GET NEXT DIGIT
                                                    ; JUMP IF NONZERO
; IS ZERO SURPRESS ON?
                2983
                                JR
                                     NZ, BCDD1-$
OBER :
                2984
                                BIT
                                     7. B
OFF
                2985
                                     Z, BCDD1-$
                                JR
                                                    ; JUMP IF NOT
ዕድደል ተተ
                2986
                                OR.
                                     C:
                                                    # LAST DIGIT?
OPER 1014
                2987
                                JR
                                     NZ, BCDD4-$
                                                   ; JUMP IF NOT
OBUTO CLICA
                2988
                      BCDD1:
                                RES
                                     7, B
                                                    ; CLEAR LEADING ZERO FLAG
OBER CAGA
                2989
                                ADD
                                     A. 6
OCOL FLOR
                2990
                                AND
                                     OFH
6063 г.д
0 65 г.д
                2991
                                ADD
                                     A, 2AH
                2292
                      BCDD2:
                                BIT
                                     6. B
                                                   # ALTERNATE FONT?
0.07
                1.000
                                     Z, BCDDC-$
                                . IR
                                                   ; JUMP IF NO
\tilde{O}\tilde{O}\tilde{O}\tilde{O}=(1-1)\tilde{O}\tilde{O}
               2004
                                                   ; YEA - SET THE BIT
                                OR:
                                     80H
ne og eller
               7-775
                      BCDD3:
                               CALL DISPCH
                                                   ; DISPLAY THE CHAR
ल ज
                2294
                               LD
                                     A, C
                                                    ; GET LOOP COUNTER IN A
```

\_ . \_

EQU 5

3064 MNGH

10000

```
285
                                          # SYSTEM POWER UP ROUTINE
   Contract of Contract Contract of Contract 
                               3057 PWRUP: LD A.(FIRSTC) ; GET FIRST CASSETTE LOCATION
                                                                  OC3H ; IS IT A JUMP??
Z.FIRSTC ; JUMP TOIT IF $0
                               364.8
                                                          CP
   OCZZ s Janeyo
                               306.9
                                                          JE
   66.655
               1.41
                                1020
                                                          LD SP. BEGRAM
   057.0
                               3071
                                                           SYSSUK FILL
                                                                                              : CLEAR SYSTEM RAM
   \Theta^*/4 \to 1.34
                               3072
                                                          DEFW BEGRAM
   for zero in care
                               201/3
                                                          DEFW 50
   66.73
                               2074
                                                         DEFB O
   Carry
              1 cost
                               3075
                                                         LD
                                                                    (URINAL), A ; CLEAR SHIFTER
   Of War are
                               3076
                                                         DEC A
   66.70
              10.40
                              3077
                                                                   (TIMOUT), A
                                                         1.51
                                                                                          : CLEAR TIMEOUT WATCHDOG
   Car No.
                               A11/20
                                                          SYSTEM INTEC
   OF 76
                               73.79
                                                         DO
                                                                  EMUSIC
   or m
                               (0.720)
                                                          Lici
                                                                   SETOUT
   (4.7)
                               10111
                                                          DEFU (NOLINE#2)-1
   Gr. 21 . . . . . .
                                                          DUT B 41
                               0.0002
  Of CO TOO
                              3063
                                                          DEFB 8
  OCC:1
                              2084
                                                          DO
                                                                    COLSET
  0032 1300
                              3085
                                                          DEFW MENUCL
   0034
                               3086
                                                          D0
                                                                   ACTINT
  00.25
                              3087
                                                          FYIT
  0080
0087 111 800
0089 719020
0080 70
0080 13
                                                                   DE, GAMSTR : 'SELECT GAME' AS TITLE
HL, FIRSTC : ASSUME MENU STARTS IN CASSETT
A, (HL) : GET FIRST CASSETTE BYTE
                               3088
                                                         LD
                               3689
                                                          LD
                               3020
                                                         LD
                              3091
                                                          TNC: HI
  OCSE FEES
                              3092
                                                                    55H
                                                          C:F
                                                                                             i IS SENTINEL THERE?
  0090 1503
0092 111802
0025
                                                          JR
                                                                   Z,PWRUP1-$; YEP - JUMP
HL,GUNLNK; WRONG - USE ONBOARD ONLY
EM MENU; DISPLAY THE MENU
                              2092
                              3094
                                                          LD
                              3095 PURUPI: SYSTEM MENU
                                        - NAME:
                                                                         DISPLAY MENU AND BRANCH ON CHOICE
                                        INPUT:
                              Tar e 2998
                                                                        HL = MENU LIST
                              3099
                                                                         DE = MENU TITLE
                                                                         DE = TITLE OF SELECTION MADE
                              3100
                                       OUTPUT:
                                       DESCRIPTION:
                              díčd.
                              3162
                                        j
                                                       THE MENU LIST IS A LINKED LIST OF THE FOLLOWING F
                             3103
                                       、 法非关系的责任的责任的证券的证券的证券的证券的证券的证券
                             3:104 ) * 0 * NEXT ENTRY
3:105 ) * 1 *
                             3406
                                       3167
                                        # 2 * STRING ADDRESS
                                                                                           *
                             3159
                                       ; # 3 #
                                        3109
                             3115
                                       i * 4 * BRANCH TO ADDRESS *
                             3111
                                       ; * 5 *
                             5112
                                        3113
                                       FITHIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
                                       A MAXIMUM OF EIGHT ENTRYS MAY BE DISPLAYED.
                             3114
 0097 (
                             4115
                                       MMENU: PUSH HL
 0098-115
                             3116
                                                        PUSH HL
 (म.७७) । . . ४०३६
                            3117
                                                        CALL MNCLR
                                                                                           ; CLEAR SCREEN AND THROWUP TITL
 OF SIL
                             1113
                                                        XYRELL DE, 16, 12
002F + 5-761
                                                        LD BC, 109H
                             3119
                                                                                          ; INITIALIZE ENTRY # AND COLOR
0005 1111
                             3120 MMENU1: POP
                                                                 ΙX
                                                                                          , FIRST ENTRY TO IX
C \in \Delta A
                             3474
                                                                A, B
                                                                                          ; SELECTION NUMBER TO A
                                                        LD
ADD A. 101
                             3122
                                                                                         ; MAKE IT ASCII
OF ACT
                             11.03
                                                        SYSTEM CHRDIS
                                                                                           ; AND SHOW IT
00.00
             1
                             :124
                                                                                           ; DISPLAY DASH
                                                       1 D
                                                               A, '-'
100 600
                             3125
                                                       SYSTEM CHRDIS
oran
oran
oran
                            31.77
                                                       LD H, (IX+MNSAH); HL = STRING ADDRESS
LD L, (IX+MNSAL)
                             4127
or pro
                             :138
                                                        SYSTEM STRDIS
                                                                                          ; DISPLAY SELECTION
or Ma
                             :179
                                                       LD A.8
Out:
                            31.130
                                                       ADD A.D
                                                                                           ; TO NEXT LINE
of the fire
                            \leq 1/31
                                                       LD D.A
organia io
organia
                            31.32
                             41.30
                                                       INC B
                                                                                           ; BUMP ENTRY #
OFFICE LIST WAY
                            11.4
                                                       LD
LD
                                                                 H. (IX+MNNH)
                                                                                           ; HL = NEXT ENTRY ADDR
ecta apulado.
                            :1 :5
                                                                 L, (IX+MNNL)
toric pro-
                             :4 :7.
                                                       PUSH HL
                             :1:7
                                                       LU
                                                                A, H
0004-186
                            3130
                                                       ÛR
000S 20DB
                           3139
                                                                 NZ. MMENU1-$ ; NO - JUMP BACK
                                                        JR
                           3140 ; AT THIS POINT HL = 0, (SP) = 0
```

```
4,301,503
                ·· 287
                                                                   288
0007 39
                3141
                                ADD HLUSP
                                                    ; HL = STACK POINTER
0008-05
                      MMENUS: PUSH BC
                3142
0000 010101
                3143
                                LD BC, 0101H
                                XYRELL DE, 16, 77
occi
                                                    ; FEEDBACK ADDRESS
                3144
COCF
                3145
                                SYSTEM GETNUM
                                                    ; GET NUMBA
octu ca
                3146
                                POP
                                     BC
00 D2 7E
                3147
                                LD
                                     A, (HL)
                                                    ; HOW DOES SHE LOOK?
ocns az
                                AND
                3148
                                                    ; ZERO ENTERED?
                                     Δ
0004 2803
                3149
                                JR:
                                     Z, MMENU5-$
                                                    ; JUMP IF SO
ocha psi
                3150
                                CP
                                     B.
                                                    ; IN RANGE?
ochz scoa
                                                    ; JUMP IF SO
                3151
                                JR
                                     C. MMENU6-$
ocne best
                      MMENUS: LD
                                     A. 121
                                                    ; DUD ENTRY - SHOW ?
                2152
                                SYSTEM CHRDIS
GC Ed.
                3153
                3154
                                     MMENU3-$
                                                    # GO BACK FOR NEXT TRY
ocon las
                                JR
                                                   THROW OUT ENTRY AREA
RESTORE HEAD OF MENU LIST
octy : i
                3155
                      MMENU6: POP
                                     HL
OCEO 11
                3156
                                POP
                                     DE
OFFI II
                3157
                                LD
                                     B, A
                                                    ; NUMBER ENTERED TO B
                                                   ; HL = ENTRY PTR
; DE = NEXT
OCER LE
                3158
                     MMENU7: EX
                                     DE, HL
oces H
                3159
                                     E, (HL)
                               1 D
occii ii
                3160
                                INC
OFFS 1
                3161
                               LD
                                     D, (HL)
organism today
                               DUNZ MMENU7-$
                                                    ; COUNT DOWN TO ENTRY
                3162
ones di
ones di
                                INC HL
                3143
                                                    ; STRING TO DE
                3154
                               LD
                                     E, (HL)
OCEA D
                3165
                                INC: HL
oces rac
                3166
                                     D, (HL)
                               L.D
             3167
OFFC
      .
                                INC
                                     HL
ocera un
              13168
3169
                                     C, (HL)
                               LD
                                                    ; GO TO ADDRESS TO BC
OFFE 33
                                INC
                                     HL
OFFF 1
                                     B, (HL)
               3170
                               LD.
OCEO CA
                3171
                               POP
                                                    ; HL = RETURN TO PLACE
                                     HL
               13172
OCEL EL
                                    AF
                                                   FITHROW OUT OLD PC
                               POP
                                                   ; PUT NEW PC ON STACK
; AND PUT BACK DUMMY RETURN
00F2 (%)
               3173
                               PUSH BC
OCES (1)
                3174
                               PÚSH HL
OCE4 FBJ304
                3175 FINDL3: LD
                                                   ; PASS BACK TITLE ADDRESS
                                     (IY+CBE),E
00F7 1 D7205
                3176
                               LD
                                     (IY+CBD),D
ዕርደለ ሰላቸ
                3177
                               RET
                                                    ; AND GO BACK
                3179
                      , NAME:
                                        GET PARAMETER
                3180
                                        INPUT OF PROGRAM OPTIONS
                      FURPOSE:
                3181
                        INPUT:
                                        A = NUMBER OF DIGITS
                                        BC = PROMPT STRING ADDRESS
DE = FRAME TITLE ADDRESS
                3182
                3183
                3184
                                        HL = PARAMETER ADDRESS
                SING : DESCRIPTION:
                     THIS ROUTINE ASKS THE USER TO ENTER A NUMBER
FIRST A MENU FRAME IS CREATED, USING THE STRING
FOINTED AT BY DE AS A TITLE. THE STRING 'ENTER'
                3134
                3187
                3163
                      ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING. ; GETNUM IS THEN CALLED TO INPUT THE NUMBER.
               3189
                3120
                      . IS PROVIDED IN DOUBLE SIZED CHARACTERS.
                2012/1
                3192
                     ., NOTE: ** THIS ROUTINE USES TWO SYSTEM LEVELS AND THE AL
OCER ED
                0193 MGETP: PUSH AF
                                                    ; SAVE NUMBER OF DIGITS
                3194
OCEC ES
                               PUSH HL
                3195
OCED C5
                                PUSH BO
OCFE CD190B
                3196
                                CALL MNCLR
                                SYSSUK STRDIS
                                                    ; DISPLAY 'ENTER'
                3197
0001
SO E000
                3198
                                DEFB 8
ono4 20
                3199
                                DEFB 32
OD05 09
                3200
                                DEFB 1001B
OD04 870D
                3201
                                DEFW ENTSTG
              3202
0D08 E1
                                POP HL
                                SYSTEM STRDIS
                                                    ; DISPLAY WHAT TO ENTER
00009
                3203
ODOB E1
                3204
                                POP HL
                                POP AF
ODOC F1
                3205
                3206
                                LD B.A
SET 6.C
onon 42
                                                    ; SET LARGE CHARS
ODOE CODE
                3207
                                                   ; LOAD FEEDBACK ADDRESS
                                XYRELL DE, 48, 48
OBLO
                3208
0013
                3209
                                SYSTEM GETNUM
                                                    ; GET NUMBER
0015
                3210
                                SYSSUK PAWS
                                                    ; LET USER READ IT
ODIZ OF
                               DEFB 15
                3911
0018 00
                3212
                               RET
                3213 : SUBROUTINE TO CLEAR SCREEN FOR MENU AND THROWUP TITLE
on19 p5
                3214 MNCLR: PUSH DE
```

```
4,301,503
                   289
                                                                     290
 onda
                  3215
                                  SYSSUK FILL
 OBIT DOGO
                  3216
                                  DEFW NORMEM
                  3217
                                  DEFW 11*BYTEPL
 00000 00
                  3218
                                  DEFB 0
 OD/24
                  3219
                                  SYSSUK FILL
 0023 BS U
                  3220
                                  DEFW_NORMEM+(11*BYTEPL)
 OD25 480D
OD27 55
                  3221
                                  DEFW (NOLINE-11)*BYTEPL
                  3222
                                  BEFB 55H
 orde E1
                  3223
                                  POP HL
 0022
                                  XYRELL DE. 24. 0
                  3224
                                                       : TITLE
 ence encu
                  3225
                                  LD 0,0100B
 OD2E
                  3226
                                  SYSTEM STRDIS
 oniso ir
                  3227
                                  RET
                  3229
                        ; NAME:
                                           GET NUMBER
                  3036
                           INPUT:
                                           B = DISNUM OPTIONS
                  3231
                                           C = CHRDIS OPTIONS FOR FEEDBACK
                  3232
                                           DE = COORDINATES OF FEEDBACK AREA
                                           HL = ADDRESS OF WHERE TO STASH NUMBER
THIS ROUTINE CAN INPUT A NUMBER FROM
                  2922
                 3234 👍
                           DESCRIPTION:
                  0..35 ()
                                 EITHER THE KEYBOARD OR THE HAND CONTROL.
                                                                                    KEYBOAR
                                  ENTRY PROCEEDS CONVENTIONALY. GETNUM EXITS
                  1111-164
                  507 17
                                  WHEN THE EQUALS KEY IS PRESSED OR THE REQUIRED NU
                 3238
                               OF DIGITS IS ENTERED
                                  PLAYER ONE HAND CONTROL MAY ALSO BE USED ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRI THEN ROTATE THE POT UNTIL THE NUMBER YOU WISH TO
                  32.39
                 3240
                                 ENTER A NUMBER.
                  3241
                  3242
                                  ENTER IS SHOWN IN THE FEEDBACK AREA.
                                                                             PULL THE TR
                                 AGAIN TO REGISTER THE ENTRY. IF DURING THIS PROC
THE KEYBOARD IS USED - KEYBOARD INPUT WILL OVERRI
THIS IS DONE TO PREVENT SOME BIMBO FROM CONFUSING
                  3243
                 3244
                  32.455
                  3.546
                                  LARRY LESKE.
 0031 rez
                 3247
                       MLETN
                                  EXX
 OP32 CD990D
                 3248
                                  CALL CLRNUM
                                                       ; CLEAR THE NUMBER
 OD35 4F
                 3249
                                  LD
                                                       ; SET ZERO DIGITS IN - POT ENAB
; ENTRY COMPLETE?
                                        C, A
 0036 FD7E07
                 3250 MGETN1:
                                        A. (IY+CBB)
                                 LD
 0D39 A9
                 3251
                                  XOR
                                       С
 OFICAL FACE
                 3252
                                  AND
                                       3FH
open co.
                 3253
                                 RET
                                                       ; QUIT IF SO
                                       Z
 onan 2136on
                 3254
                                       HL, MGETN1
0049 E5
                 3255
                                 PUSH HL
OD4.1
                 3256
                                  SYSTEM RANGED
                                                       ; RANDOMIZE WHILE WE WAIT
OD43
                 3257
                                  SYSSUK SENTRY
OD45 OBOO.
                 3258
                                 DEFW NUMBAS
OD47
                 3259
                                 SYSSUK DOIT
OD4≏ 400D
                 3260
                                 DEFW GNUMDO
onan co-
                 3261
                                 RET
                                                       : NOTHIN - LOOP ON SENTRY
onac
                 3262
                        GNUMBO: JMP
                                       SKYD, MGETN6
onau
                                 JMP
                 3263
                                       STO, MGETN2
ODE
                 3264
                                 JMP.
                                       SPO, MGETN3
                 3265
                        * ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR, SO WE U
                        ; TRIGGER ROUTINE
                 3266
005% (0556)
                 3267
                       MGETN2: BIT
                                       4.B
                                                      ; 0-1 TRANS?
ODSC FOR
                 3268
                                 RET
                                                      ; NO - IGNORE
once an
                 3269
                                 LD
                                       A, C
ODSO NO.
                 3270
                                 INC:
                                                      ; ARE WE ALREADY IN POT MODE?
00006 (2000)
                 3271
                                       Z, MGETN9-$
                                                      ; YEP - JUMP TO EXIT
                                 . IR
OBSC CB79
                 3272
                                 BIT
                                       7, C
                                                      ; POT LEGAL?
00% + 5
                 3273
                                 RET
                                       ΝZ
                                                      ; NO - IGNORE
OPER OFFI
                                                      SET POT FLAG
                 3274
                                 LD
                                       C, OFFH
                3275
                       ; POT ROUTINE
OD4.4 199
                3276
3277
                       MGETN3: LD
                                       A, C
                                                      ; QUIT IF NOT IN POT MODE
ona la
                                 INC
                                       Α
0066 1066
                 3278
                                 RET
                                       NZ
                3279
                       > HOW MANY DIGITS?
ODIAR TO
                3280
                                 EXX
                                                      ; TO NORMAL SET
oner an
                3281
                                 LD
                                       A. B
                                                      ; SNATCH DIGITS
one. To:
                3282
                                 EXX
OD/2 11 or
                3283
                                 CP
                                       1
                                                      ; 1 PRAY TELL?
ODAC GLOA
                3284
                                 LD
                                       B, 10
ODMIC LOSS
                3285
                                 JR
                                       Z, MGETN4-$
                                                      ; JUMP IF GOOD GUESS
OPARE GAZA
                3286
                                 LD
                                       B, 100

⇒ WRONG!

ODAL DEST
                3287
                       MGETN4: IN
                                       A. (POTO)
                                                     ; GET CURRENT POT VALUE
ord in the
                3288
                                LD
                                       D. A
                                                      : RANGE IT
```

```
4,301,503
                    291
                                                                   292
 op/2017/a
op/2011/a
                 3289
                                XOR A
                 3290
                                LD
                                      E, A
 OD7.1
                 3291
3292
                                LD
                                      H, A
 onzra a s
                       MGETNS: ADD HL.DE
 on** (100)
                 3293
                                ADC
                                      A, O
                                                    ; ADD EVERY CARRY TO AC
 one
one less
                 3.04
                                DAA
                 :295
                                DUNZ MGETN5-$
 0071. 10
0070 22
                 3276
                                EXX
                                                    ; BACK TO NORMAL SET
                 3297
                                LD
                                      (HL),A
 op20 1214
                 3298
                                . IF:
                                     MGETN8-$
                 3/99
                      # KEYBOARD ROUTINE
 OFIZE OF
                 3300 MGETN6: INC C
                                                    ; POT MODE?
 00000 2004
                3301
                                     NZ, MGETN7-$ ; JUMP IF NOT
                                JR
 onas a resort
                 1:40,2
                                CALL CLENUM
 Officer
                 3.403
                                INC C
                                                   # SET ONE DIGIT SO FAR
 Official and or
                 titod ModETNZ:
                                SET
                                     7,0
                                                   : SET FOT LOCKOUT
 OF635
                 3.3054
                                SYSTEM KCTASC
 ODSA FEOD
                3306
                                CP
                                                   : EQUALS TYPED? : QUIT IF EQUALS
 0080 2808
008E F60F
                3307
                                JR
                                     Z, MGETN9-$
                3308
                                AND OFH
 0090 D9
                3309
                                EXX
 0091
                3310
                                SYSTEM SHIFTU
                                                    ; SHIFT DIGIT UP
 on93 163
                3311
                      MGETN8: PUSH DE
 0024
                3312
                                SYSTEM DISNUM
                3313
                      ; ENTER HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETUR
 0D96 D1
                3314 MGETN9: POP DE
 0097 09
                3315
                                EXX
                                                   ; BACK TO NORMAL
 0098 02
                3316
                                RET
                3318 : SUBROUTINE TO CLEAR NUMBER
oneo crii
                $319 CLENUM: PUSH BC
OWNER OF
                3320
                               FXX
                                                   ; TO NORMAL SET
 eces re
                3321
                               PUSH HL
Cdrian
                3022
                                   A, B
                               LD
onen e
                3323
                               INC A
AND SEH
δτος τ. μ
οποσ π
                3334
                3325
                               RRA
                                                   ; LIEU HARP MEMORIAL PATCH#2
organization
                3326
                               EXX
                                                   , BACK TO ALTERNATE SET
                               LD C.A
XOR A
LD
OTOBY Y
                3327
0003 14
                3328
0003 3
               3329
ዕወሰና 63
               33.10
                               POP
                                   DE
Olivin
               3331
                               SYSTEM FILL
ence as
                3332
                               POP BC
obaz i
                3333
                               RET
                3335 ; NAME:
                                       SHIFT UP
                3.334
                      INPUT:
                                       A = DATA TO SHIFT UP
                3337
                                        B = SIZE IN DIGITS
                      .
                3338
                                        HL = AREA TO SHIFT ADDRESS
OBGAS TO
               3339 "MSHFTU: PUSH AF
obat: 1
               3340
                               LD
                                    A, B
oper 5
               334 t
                               INC
                                    Α
otavu til i i
               3342
                               AND
                                    3EH
on d
Obligation
ODGE 4
               3343
                               LD .
                                    B. A
               3044
                               POP
                                    AF
ODER 11 1
              3345 SHFTU1: RLD
CE6111
                            INC HL
DUNZ SHFTU1-$
त्वात् । ३१
               71.14
oblika i
               3343
                              RET
660\% ^{10} 9.0445 8050 ENTSTG: DEFM CENTER C
          1078 d
118 d
មីហ៊ុន នេះ
                               DEFE 0
004 1 604
                      +ML.
                               DEFW CALCL
othica lesson
               1111
                               DEEW FROM
OUC. . . . ::13
               3 254
                               DEFW CMSTRT
                                                   . CHECKMATE START
00004 00000
               3355 SCBL:
                               DEFW 0
ODCA EROD.
               3356
                               DEFW_PNSCB
0000 196E
               3357
                               DEFW SCBST
ODCA 47554646 3358 PNGF:
                               DEFM 'GUNFIGHT'
```

```
Office do
                 3359
                                DEFB 0
 0000: 4:40:4543 3360
                       FINCM:
                                DEFM /CHECKMATE/
 विविध देव
                 3361
                                DEFB O
 0000-4-014043 3362
                       PNCALC:
                                DEFM 'CALCULATOR'
 OREZ GO
                 3363
                                DEFB O
 ODES 53435249
                3364
                       PNSCB:
                                DEFM 'SCRIBBLING'
 ODE2 00
                 3345
                                DEFB 0
 ODER 50454045 3366
                       GAMSTR:
                                DEFM 'SELECT GAME'
 OPER AT
                3367
                                DEFB 67H
 OPEC ---
                 3368
                                DEFB 8
 OF CHARLES
                 3.749
                                DEFB 88
 OF GE
                33:70
                                DEFB 1101B
       1410920 3371
 OF
                                DEFM ((C) BALLY MFG 19781
 OF LE
                 3372
                                DEFB O
 OF U
TOTAL CALMMIER FREDRS =
CHEER IS
```

## What is claimed is:

FEFTA 7

1. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, each picture element being defined as a line segment of a horizontal line on the display, the system comprising:

a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display; a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory.

video processing means operatively coupled to the processor for receiving therefrom both said picture element signals and said control signals, said control signals activating the video processing means for transforming a group of picture element signals to produce a transformed group of picture element signals so that a symbol as displayed on the display corresponding to the transformed group of picture element signals is different than a symbol as displayed on the display corresponding to the original group of picture element signals; and

transfer means for transferring picture element signals from the video processing means to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals, said transfer means for transferring the transformed group of picture element signals from the video processing means to the display mem-

ory without processing the transformed group of picture element signals with the processor.

- 2. The system of claim 1 further comprising third addressing means for addressing the display memory under the direction of the processor reading memory data signals stored therein in selective storage locations and transferring said memory data signals to the video processing means.
- 3. The system of claim 2 wherein the video processing means includes means for performing a logical OR function with picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.
- 4. The system of claim 3 wherein the video processing means includes means for performing an exclusive-OR function with the picture element signals from the processor and the picture element signals corresponding to memory data signals stored in the display memory.
- 5. The system of claim 4 wherein the OR means and the exclusive-OR means comprise a programmed logic array having a plurality of input lines operatively connected to the processor for receiving control signals therefrom, a plurality of input lines operatively connected to the processor for receiving picture element signals therefrom, a plurality of input lines operatively connected to the display memory for receiving picture element signals therefrom and, a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, and a plurality of OR gates having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory so that picture element signals from the processor can be ORed or exclusive-ORed with picture element signals from the display memory in response to control signals from the processor.
- 6. The system of claim 5 wherein the video processing means further comprises a register for storing control signals representative of whether the OR or exclusive-OR function are to be performed, the register having outputs operatively connected to the input lines of the programmed logic array for receiving control signals.

- 7. The system of claim 2 wherein the video processing means includes means for performing a logical exclusive-OR function with the picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.
- 8. The system of claim 1 wherein the video processing means includes means for rotating the picture element signals of a group of picture element signals relative to each other to produce rotated picture element signals, whereby the picture elements represented by the rotated picture element signals are displayed rotated relative to each other.
- 9. The system of claim 8 wherein the group of picture element signals is represented by a sequence of picture element signals transmitted by the processor, the rotating means comprising a shift register for storing the sequence of picture element signals, a programmed logic array having a plurality of input lines connected to outputs of the shift register and a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the 25 programmed logic array, and outputs operatively connected to the display memory, the rotating means further comprising means operatively connected to the gates of the transistor switches for selectively activating the transistor switches to produce a sequence of rotated picture element signals at the outputs of the transistor switches such that the picture elements signals represented thereby appear rotated relative to the picture elements represented by the sequence of picture element signals transmitted by the processor.
- 10. The system of claim 9 wherein the processor has means for addressing the display memory to store a sequence of memory data signals which correspond to rotated picture element signals, the means for selectively activating the transistor switches comprising a second programmed logic array having a second plurality of output lines selectively connected to the gates of the transistor switches, an input line operatively connected to the processor for receiving control signals therefrom, a second plurality of input lines, and a plural- 45 ity of pull-down transistors selectively coupling the second input lines of the second programmed logic array to the second output lines of the second programmed logic array, the activating means further comprising a counter for counting an address by the processor of the display memory, an output of the counter being selectively connected to the second plurality of input lines of the second programmed logic array so that with an address of the display memory by the processor a selected group of picture element signals stored in the shift register is conducted through the transistor switches whereby memory data signals corresponding thereto are stored in the display memory.
- 11. The system of claim 10 wherein the video processing means comprises a register operatively connected to the processor for storing control signals which represents whether a group of picture element signals of the processor are to be rotated, the register having an output operatively connected to the input line of the second programmed logic array for transmitting 65 control signals thereto.
- 12. The system of claim 1 wherein the picture elements are displayed in horizontal lines, the video pro-

- cessing means further having a line register operatively connected to the processor for storage of control signals representing a particular element line, a line counter operatively connected to the first addressing means for generating line counter signals corresponding to the horizontal line of picture elements being read by the first addressing means, means for comparing the control signals from the line register and the line counter signals and for supplying a first comparing signal when the signals have a predetermined relationship, and interrupt means for providing an interrupt signal to the processor in response to the first comparing signal.
- 13. The system of claim 12 wherein the video processing means further has a position register operatively connected to the processor for storage of control signals representing a picture element position, a position counter operatively connected to the first addressing means for generating position counter signals corresponding to the vertical position of the picture element corresponding to the storage location of the display being read by the first addressing means, means for comparing the control signals from the position register and the position counter signals, and for supplying a second comparing means signal when the signals have a predetermined relationship, the interrupt means also being responsive to the second comparing means signal to supply an interrupt signal to the processor, the interrupt means further having means for supplying condition indicating signals indicative of alternative conditions including the occurrence of a light pen signal and the occurrence of the first or second comparing means signals, the processor being responsive to an interrupt signal to input the condition indicating signals and also being responsive to condition indicating signals indicative of a light pen signal to input the line counter and position counter signals.
- 14. The system of claim 13 wherein the control signals from the processor include interrupt means enable signals, the interrupt means of the video processing means further having a second register for storage of interrupt means enable signals, the interrupt means being responsive to the interrupt means enable signals so that the interrupt means is responsive to the light pen signal and the first and second comparing means signals only when enabled.
- 15. The system of claim 13 wherein the control signals include interrupt means mode signals indicating alternative modes of operation including a first mode and a second mode, the processor having means for supplying an interrupt acknowledge signal in response to an interrupt signal and means for executing a sequence of instructions, the interrupt means further having a second register for storage of the interrupt means mode signals and means for controlling the duration of the interrupt signal in response to the interrupt means mode signal and an interrupt acknowledge signal so that the interrupt signal is stopped if the interrupt signal is not acknowledged by the next instruction in the first mode and the interrupt signal continues in the second mode.
- 16. The system of claim 1 wherein the video processing means includes means for shifting the picture element signals of a group of picture element signals relative to each other to produce shifted picture element signals, whereby the picture elements represented by the shifted picture element signals are displayed shifted relative to each other.

- 17. The system of claim 16 wherein the shifting means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines operatively connected to the display memory for supplying picture element signals thereto, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a second plurality of input lines operatively connected to the processor for receiving control signals therefrom, and a plurality of pull-down transistors selectively coupling the second plurality of input lines to the output lines so that the picture element signals on the output lines can be shifted in relation to the picture element signals on the input lines in response to the control 15 signals from the processor.
- 18. The system of claim 17 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represent the amount of shifting to be performed, the register having outputs connected to the input lines of the programmed logic array for applying the control signals thereto.
- 19. The system of claim 1 wherein the video processing means includes means for interchanging the picture element signals of a group of picture element signals relative to each other to produce interchanged picture element signals, whereby the picture elements represented by the interchanged picture element signals are displayed interchanged relative to each other.
- 20. The system of claim 19 wherein the interchanging means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines for picture element signals, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory, said programmed logic array also having an input line operatively coupled to the processor for receiving the control signals therefrom and selectively coupled to the gates of the transistor switches so that picture element signals can be interchanged relative to the picture element signals on the input lines in response to the control signals from the processor.
- 21. The system of claim 20 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represents whether the picture element signals are to be interchanged, the register having an output connected to the input lines of the programmed logic array for the control signals.
- 22. The system of claim 1 further comprising player operated means including input elements adapted to be operated by a player, and signal means actuated by the input elements for enabling interaction of the player with the symbols on the screen, the player operated means operatively connected to the processor to transfer input signals thereto.
- 23. The system of claim 22 wherein the processor comprises means for performing calculations based on the input signals, said processor containing means for generating groups of picture element signals indicative of the input signals and said calculations, whereby said groups of picture element signals are transferred to

- update the display memory so that symbols indicative of said picture element signals are provided on said display.
- 24. The system of claim 1 wherein said display has a screen on which the picture elements are presented and each picture element displayed has a horizontal and vertical position, the system further comprising a light pen for positioning adjacent to the screen and for supplying a signal when a select picture element in physical proximity to the light pen is presented, the video processing means further having horizontal and vertical picture element position counters for generating signals corresponding to the horizontal and vertical positions of the select picture element, and interrupt means responsive to the light pen signal to supply an interrupt signal to the processor, the processor being responsive to the interrupt signal to input the horizontal and vertical position signals whereby the horizontal and vertical position of the picture element in physical proximity to the light pen may be input to the processor.
- 25. The system of claim 24 wherein the interrupt means of the video processor further has a horizontal feedback register for latching up the horizontal position signals of the horizontal position counter in response to a signal, a vertical feedback register for latching up the vertical position signals of the vertical position counter in response to a signal, and means for providing a signal to the vertical and horizontal feedback registers in response to the light pen signal so that signals corresponding to the horizontal and vertical position of the select picture element in physical proximity to the light pen may be latched up in the horizontal and vertical feedback registers and the processor may input the horizontal and vertical position signals latched up in the horizontal and vertical feedback registers in response to the interrupt signal.
- 26. The system of claim 1 wherein a plurality of digital picture element signals represent each picture element, the video processing means further comprising means for selectively performing a plurality of transformations to the picture element signals in response to the control signals for each digital picture element signal of the plurality of picture element signals to produce transformed picture element signals representative of transformed picture elements.
- 27. The system of claim 1 wherein a picture element is represented by a first and second memory data signal each comprising a bit of digital data, the processor having means for supplying a plurality of memory data signals at a time representing a plurality of picture elements, and the video processing means comprising means for performing a plurality of transformations to the first of each picture element represented by the plurality of digital data bits and a second means for performing a plurality of transformations to the second bit of each picture element.
- 28. The system of claim 1 wherein the video processing means comprises a register operatively connected to the processor for storage of the control signals identifying a particular transformation to be performed.
- 29. The system of claim 1 wherein the video processing means includes a programmed logic array having a plurality of inputs operatively connected to the processor and a plurality of outputs operatively connected to the display memory for modifying the group of picture element signals in response to the control signals.
- 30. The system of claim 1 wherein the memory data signals stored in the display memory are encoded at a

first level identifying bits of a register within the system, the video processing means including means for decoding the picture element signals corresponding to said memory data signals to signals representative of picture elements at a second level, the decoding means comprising a register having a plurality of bits for providing digital signals from the register bits representative of picture elements at the second level in response to the picture element signals identifying particular register bits

31. The system of claim 1 further comprising second addressing means for addressing the display memory, under the direction of the processor, reading memory data signals stored therein in selective storage locations, and transmitting said memory data signals from the display memory to the processor.

32. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor containing means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals, said control signals including background data signals representative of background picture elements;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

background signal means having a register operatively coupled to the processor for receiving therefrom background data signals for storage therein, and operatively connected to the first addressing means for supplying the background data signal thereto, the background signal means including selector means operatively coupled to the first addressing means and the register for substituting the background data signals when the first addressing means addresses select storage locations of the display memory whereby the first addressing means supplies the display signal to the display representative of the background data signal when the first addressing means addresses the select memory locations of the display memory.

33. The system of claim 32 wherein the picture elements are presented in lines of picture elements by said display, the background signal means having a line

counter operatively connected to the first addressing means for storage of a line counter signal indicating the number of the picture element line being presented, a line register for storing a line register signal indicative of a line number and comparing means operatively connected to the line counter and the line register for comparing the line register signal stored in the line register with the line counter signal indicated by the line counter, the selector means being responsive to the comparing means to select between the background data signals stored in the background register and the background data signals in the display memory in accordance with the comparison.

34. The system of claim 32 wherein the picture elements are presented in horizontal lines wherein each picture element has a horizontal position, the video processing means having a counter for indicating the horizontal position of the picture element being displayed, and the selector means being responsive to said horizontal position counter to select between the memory data signals stored in the background register and the memory data signals stored in the display memory in accordance with the horizontal position of the picture elements being displayed.

35. The system of claim 32 further comprising second addressing means for addressing the display memory under the direction of the processor, reading selective memory data stored therein, and transmitting said selective memory data signals from the display memory to the processor.

36. A variable interrupt system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

65 variable interrupt means operatively connected to the processor for receiving therefrom a control signal representative of a particular row of picture elements on the display, the variable interrupt means generat-

sor when the first addressing means addresses pred- termined memory locations of the display memor	s- e- ·v	which cor elements.	respond	∣toth • •	e par	ticular *	row	of pictur
•••	5							
	10							
	15							
	20							
	25							
	30							
	35							
	40							
	45							
	50							
	55							
	60							

65